2 * Copyright (c) 2015, Mellanox Technologies, Ltd. All rights reserved.
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
33 #ifndef __MLX5_ESWITCH_H__
34 #define __MLX5_ESWITCH_H__
36 #include <linux/if_ether.h>
37 #include <linux/if_link.h>
38 #include <linux/mlx5/device.h>
40 #define MLX5_MAX_UC_PER_VPORT(dev) \
41 (1 << MLX5_CAP_GEN(dev, log_max_current_uc_list))
43 #define MLX5_MAX_MC_PER_VPORT(dev) \
44 (1 << MLX5_CAP_GEN(dev, log_max_current_mc_list))
46 #define MLX5_L2_ADDR_HASH_SIZE (BIT(BITS_PER_BYTE))
47 #define MLX5_L2_ADDR_HASH(addr) (addr[5])
49 /* L2 -mac address based- hash helpers */
51 struct hlist_node hlist;
55 #define for_each_l2hash_node(hn, tmp, hash, i) \
56 for (i = 0; i < MLX5_L2_ADDR_HASH_SIZE; i++) \
57 hlist_for_each_entry_safe(hn, tmp, &hash[i], hlist)
59 #define l2addr_hash_find(hash, mac, type) ({ \
60 int ix = MLX5_L2_ADDR_HASH(mac); \
64 hlist_for_each_entry(ptr, &hash[ix], node.hlist) \
65 if (ether_addr_equal(ptr->node.addr, mac)) {\
74 #define l2addr_hash_add(hash, mac, type, gfp) ({ \
75 int ix = MLX5_L2_ADDR_HASH(mac); \
78 ptr = kzalloc(sizeof(type), gfp); \
80 ether_addr_copy(ptr->node.addr, mac); \
81 hlist_add_head(&ptr->node.hlist, &hash[ix]);\
86 #define l2addr_hash_del(ptr) ({ \
87 hlist_del(&ptr->node.hlist); \
91 struct vport_ingress {
92 struct mlx5_flow_table *acl;
93 struct mlx5_flow_group *allow_untagged_spoofchk_grp;
94 struct mlx5_flow_group *allow_spoofchk_only_grp;
95 struct mlx5_flow_group *allow_untagged_only_grp;
96 struct mlx5_flow_group *drop_grp;
97 struct mlx5_flow_rule *allow_rule;
98 struct mlx5_flow_rule *drop_rule;
101 struct vport_egress {
102 struct mlx5_flow_table *acl;
103 struct mlx5_flow_group *allowed_vlans_grp;
104 struct mlx5_flow_group *drop_grp;
105 struct mlx5_flow_rule *allowed_vlan;
106 struct mlx5_flow_rule *drop_rule;
110 struct mlx5_core_dev *dev;
112 struct hlist_head uc_list[MLX5_L2_ADDR_HASH_SIZE];
113 struct hlist_head mc_list[MLX5_L2_ADDR_HASH_SIZE];
114 struct mlx5_flow_rule *promisc_rule;
115 struct mlx5_flow_rule *allmulti_rule;
116 struct work_struct vport_change_handler;
118 struct vport_ingress ingress;
119 struct vport_egress egress;
129 struct mlx5_l2_table {
130 struct hlist_head l2_hash[MLX5_L2_ADDR_HASH_SIZE];
132 unsigned long *bitmap;
135 struct mlx5_eswitch_fdb {
139 struct mlx5_flow_group *addr_grp;
140 struct mlx5_flow_group *allmulti_grp;
141 struct mlx5_flow_group *promisc_grp;
144 struct offloads_fdb {
145 struct mlx5_flow_group *send_to_vport_grp;
146 struct mlx5_flow_group *miss_grp;
147 struct mlx5_flow_rule *miss_rule;
158 struct mlx5_eswitch {
159 struct mlx5_core_dev *dev;
160 struct mlx5_l2_table l2_table;
161 struct mlx5_eswitch_fdb fdb_table;
162 struct hlist_head mc_table[MLX5_L2_ADDR_HASH_SIZE];
163 struct workqueue_struct *work_queue;
164 struct mlx5_vport *vports;
167 /* Synchronize between vport change events
168 * and async SRIOV admin state changes
170 struct mutex state_lock;
171 struct esw_mc_addr *mc_promisc;
176 int mlx5_eswitch_init(struct mlx5_core_dev *dev);
177 void mlx5_eswitch_cleanup(struct mlx5_eswitch *esw);
178 void mlx5_eswitch_vport_event(struct mlx5_eswitch *esw, struct mlx5_eqe *eqe);
179 int mlx5_eswitch_enable_sriov(struct mlx5_eswitch *esw, int nvfs, int mode);
180 void mlx5_eswitch_disable_sriov(struct mlx5_eswitch *esw);
181 int mlx5_eswitch_set_vport_mac(struct mlx5_eswitch *esw,
182 int vport, u8 mac[ETH_ALEN]);
183 int mlx5_eswitch_set_vport_state(struct mlx5_eswitch *esw,
184 int vport, int link_state);
185 int mlx5_eswitch_set_vport_vlan(struct mlx5_eswitch *esw,
186 int vport, u16 vlan, u8 qos);
187 int mlx5_eswitch_set_vport_spoofchk(struct mlx5_eswitch *esw,
188 int vport, bool spoofchk);
189 int mlx5_eswitch_set_vport_trust(struct mlx5_eswitch *esw,
190 int vport_num, bool setting);
191 int mlx5_eswitch_get_vport_config(struct mlx5_eswitch *esw,
192 int vport, struct ifla_vf_info *ivi);
193 int mlx5_eswitch_get_vport_stats(struct mlx5_eswitch *esw,
195 struct ifla_vf_stats *vf_stats);
197 #define MLX5_DEBUG_ESWITCH_MASK BIT(3)
199 #define esw_info(dev, format, ...) \
200 pr_info("(%s): E-Switch: " format, (dev)->priv.name, ##__VA_ARGS__)
202 #define esw_warn(dev, format, ...) \
203 pr_warn("(%s): E-Switch: " format, (dev)->priv.name, ##__VA_ARGS__)
205 #define esw_debug(dev, format, ...) \
206 mlx5_core_dbg_mask(dev, MLX5_DEBUG_ESWITCH_MASK, format, ##__VA_ARGS__)
208 #endif /* __MLX5_ESWITCH_H__ */