]> git.kernelconcepts.de Git - karo-tx-linux.git/blob - arch/arm/boot/dts/imx6dl-tx6u-81xx.dts
ARM: dts: imx6: fix messed up LDB clocks
[karo-tx-linux.git] / arch / arm / boot / dts / imx6dl-tx6u-81xx.dts
1 /*
2  * Copyright 2014 Lothar Waßmann <LW@KARO-electronics.de>
3  *
4  * The code contained herein is licensed under the GNU General Public
5  * License. You may obtain a copy of the GNU General Public License
6  * Version 2 at the following locations:
7  *
8  * http://www.opensource.org/licenses/gpl-license.html
9  * http://www.gnu.org/copyleft/gpl.html
10  */
11
12 /dts-v1/;
13 #include "imx6dl.dtsi"
14 #include "imx6qdl-tx6.dtsi"
15
16 / {
17         model = "Ka-Ro electronics TX6U-81xx Module";
18         compatible = "karo,imx6dl-tx6dl", "fsl,imx6dl";
19
20         aliases {
21                 display = &lvds0;
22                 lvds0 = &lvds0;
23                 lvds1 = &lvds1;
24                 mxcfb0 = &lvds0;
25                 mxcfb1 = &lvds1;
26         };
27
28         backlight0: backlight0 {
29                 compatible = "pwm-backlight";
30                 pwms = <&pwm2 0 500000 0>;
31                 /*
32                  * a poor man's way to create a 1:1 relationship between
33                  * the PWM value and the actual duty cycle
34                  */
35                 brightness-levels = < 0  1  2  3  4  5  6  7  8  9
36                                      10 11 12 13 14 15 16 17 18 19
37                                      20 21 22 23 24 25 26 27 28 29
38                                      30 31 32 33 34 35 36 37 38 39
39                                      40 41 42 43 44 45 46 47 48 49
40                                      50 51 52 53 54 55 56 57 58 59
41                                      60 61 62 63 64 65 66 67 68 69
42                                      70 71 72 73 74 75 76 77 78 79
43                                      80 81 82 83 84 85 86 87 88 89
44                                      90 91 92 93 94 95 96 97 98 99
45                                     100>;
46                 default-brightness-level = <50>;
47         };
48
49         backlight1: backlight1 {
50                 compatible = "pwm-backlight";
51                 pwms = <&pwm1 0 500000 0>;
52                 /*
53                  * a poor man's way to create a 1:1 relationship between
54                  * the PWM value and the actual duty cycle
55                  */
56                 brightness-levels = < 0  1  2  3  4  5  6  7  8  9
57                                      10 11 12 13 14 15 16 17 18 19
58                                      20 21 22 23 24 25 26 27 28 29
59                                      30 31 32 33 34 35 36 37 38 39
60                                      40 41 42 43 44 45 46 47 48 49
61                                      50 51 52 53 54 55 56 57 58 59
62                                      60 61 62 63 64 65 66 67 68 69
63                                      70 71 72 73 74 75 76 77 78 79
64                                      80 81 82 83 84 85 86 87 88 89
65                                      90 91 92 93 94 95 96 97 98 99
66                                     100>;
67                 default-brightness-level = <50>;
68         };
69
70         lvds0: fb@0 {
71                 compatible = "fsl,mxc_sdc_fb";
72                 disp_dev = "ldb";
73                 interface_pix_fmt = "RGB666";
74                 mode_str = "LDB-XGA";
75                 default_bpp = <32>;
76                 int_clk = <0>;
77                 late_init = <0>;
78                 fsl,data-mapping = "spwg";
79                 fsl,data-width = <18>;
80                 status = "okay";
81
82                 display-timings {
83                         native-mode = <&lvds0_timing0>;
84
85                         lvds0_timing0: hsd100pxn1 {
86                                 clock-frequency = <65000000>;
87                                 hactive = <1024>;
88                                 vactive = <768>;
89                                 hback-porch = <220>;
90                                 hfront-porch = <40>;
91                                 vback-porch = <21>;
92                                 vfront-porch = <7>;
93                                 hsync-len = <60>;
94                                 vsync-len = <10>;
95                                 hsync-active = <0>;
96                                 vsync-active = <0>;
97                                 de-active = <1>;
98                                 pixelclk-active = <1>;
99                         };
100
101                         lvds0_timing1: VGA {
102                                 clock-frequency = <25200000>;
103                                 hactive = <640>;
104                                 vactive = <480>;
105                                 hback-porch = <48>;
106                                 hfront-porch = <16>;
107                                 vback-porch = <31>;
108                                 vfront-porch = <12>;
109                                 hsync-len = <96>;
110                                 vsync-len = <2>;
111                                 hsync-active = <0>;
112                                 vsync-active = <0>;
113                                 de-active = <1>;
114                                 pixelclk-active = <0>;
115                         };
116
117                         lvds0_timing2: nl12880bc20 {
118                                 clock-frequency = <71000000>;
119                                 hactive = <1280>;
120                                 vactive = <800>;
121                                 hback-porch = <50>;
122                                 hfront-porch = <50>;
123                                 vback-porch = <5>;
124                                 vfront-porch = <5>;
125                                 hsync-len = <60>;
126                                 vsync-len = <13>;
127                                 hsync-active = <0>;
128                                 vsync-active = <0>;
129                                 de-active = <1>;
130                                 pixelclk-active = <0>;
131                         };
132                 };
133         };
134
135         lvds1: fb@1 {
136                 compatible = "fsl,mxc_sdc_fb";
137                 disp_dev = "ldb";
138                 interface_pix_fmt = "RGB666";
139                 mode_str = "LDB-XGA";
140                 default_bpp = <32>;
141                 int_clk = <0>;
142                 late_init = <0>;
143                 fsl,data-mapping = "spwg";
144                 fsl,data-width = <18>;
145                 status = "okay";
146
147                 display-timings {
148                         native-mode = <&lvds1_timing0>;
149
150                         lvds1_timing0: hsd100pxn1 {
151                                 clock-frequency = <65000000>;
152                                 hactive = <1024>;
153                                 vactive = <768>;
154                                 hback-porch = <220>;
155                                 hfront-porch = <40>;
156                                 vback-porch = <21>;
157                                 vfront-porch = <7>;
158                                 hsync-len = <60>;
159                                 vsync-len = <10>;
160                                 hsync-active = <0>;
161                                 vsync-active = <0>;
162                                 de-active = <1>;
163                                 pixelclk-active = <0>;
164                         };
165
166                         lvds1_timing1: VGA {
167                                 clock-frequency = <25200000>;
168                                 hactive = <640>;
169                                 vactive = <480>;
170                                 hback-porch = <48>;
171                                 hfront-porch = <16>;
172                                 vback-porch = <31>;
173                                 vfront-porch = <12>;
174                                 hsync-len = <96>;
175                                 vsync-len = <2>;
176                                 hsync-active = <0>;
177                                 vsync-active = <0>;
178                                 de-active = <1>;
179                                 pixelclk-active = <0>;
180                         };
181
182                         lvds1_timing2: nl12880bc20 {
183                                 clock-frequency = <71000000>;
184                                 hactive = <1280>;
185                                 vactive = <800>;
186                                 hback-porch = <50>;
187                                 hfront-porch = <50>;
188                                 vback-porch = <5>;
189                                 vfront-porch = <5>;
190                                 hsync-len = <60>;
191                                 vsync-len = <13>;
192                                 hsync-active = <0>;
193                                 vsync-active = <0>;
194                                 de-active = <1>;
195                                 pixelclk-active = <0>;
196                         };
197                 };
198         };
199 };
200
201 &i2c3 {
202         polytouch1: eeti@04 {
203                 compatible = "eeti,egalax_ts";
204                 reg = <0x04>;
205                 pinctrl-names = "default";
206                 pinctrl-0 = <&pinctrl_eeti>;
207                 interrupt-parent = <&gpio3>;
208                 interrupts = <22 0>;
209                 wakeup-gpios = <&gpio3 22 GPIO_ACTIVE_HIGH>;
210                 linux,wakeup;
211         };
212 };
213
214 &iomuxc {
215         imx6dl-tx6u-81xx {
216                 pinctrl_eeti: eetigrp {
217                         fsl,pins = <
218                                 MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x1b0b1 /* Interrupt */
219                         >;
220                 };
221         };
222 };
223
224 &kpp {
225         status = "disabled"; /* pads partially clash with backlight1 PWM */
226 };
227
228 &ldb {
229         ipu_id = <0>;
230         disp_id = <0>;
231         ext_ref = <0>;
232         mode = "sep0";
233         sec_ipu_id = <0>;
234         sec_disp_id = <1>;
235         status = "okay";
236 };
237
238 &pwm1 {
239         status = "okay";
240 };