1 <!-- Copyright (C) 2003 Red Hat, Inc. -->
2 <!-- This material may be distributed only subject to the terms -->
3 <!-- and conditions set forth in the Open Publication License, v1.0 -->
4 <!-- or later (the latest version is presently available at -->
5 <!-- http://www.opencontent.org/openpub/). -->
6 <!-- Distribution of the work or derivative of the work in any -->
7 <!-- standard (paper) book form is prohibited unless prior -->
8 <!-- permission is obtained from the copyright holder. -->
12 >CalmRISC/CalmRISC16 Samsung CalmRISC16 Core Evaluation Board </TITLE
13 ><meta name="MSSmartTagsPreventParsing" content="TRUE">
16 CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
19 TITLE="eCos Reference Manual"
20 HREF="ecos-ref.html"><LINK
22 TITLE="Installation and Testing"
23 HREF="installation-and-testing.html"><LINK
25 TITLE="ARM/Xscale Intel IQ80321"
26 HREF="iq80321.html"><LINK
28 TITLE="CalmRISC/CalmRISC32 Samsung CalmRISC32 Core Evaluation Board "
29 HREF="calmrisc32.html"></HEAD
40 SUMMARY="Header navigation table"
49 >eCos Reference Manual</TH
65 >Chapter 5. Installation and Testing</TD
71 HREF="calmrisc32.html"
85 NAME="CALMRISC16">CalmRISC/CalmRISC16 Samsung CalmRISC16 Core Evaluation Board</H1
91 NAME="AEN6447">Overview</H2
94 Samsung CalmRISC16 evaluation platform consists of two boards connected by a
95 ribbon cable. One board contains the CPU core and memory. The other board is
96 called the MDSChip board and provides the host interface. The calmRISC16 is a
97 harvard architecture with separate 22-bit program and data addresses. The
98 instruction set provides no instruction for writing to program memory. The
99 MDSChip board firmware (called CalmBreaker) provides a pseudo register interface
100 so that code running on the core has access to a serial channel and a mechanism
101 to write to program memory. The serial channel is fixed at 57600-8-N-1 by the
102 firmware. The CalmBreaker firmware also provides a serial protocol which
103 allows a host to download a program and to start or stop the core board.</P
105 >The following RedBoot configurations are supported:
108 CLASS="INFORMALTABLE"
148 >RedBoot running via the MDSChip board.</TD
166 NAME="AEN6471">Initial Installation Method</H2
168 >The CalmRISC16 core is controlled through the MDSChip board. There is
169 no non-volatile storage available for RedBoot, so RedBoot must be downloaded
170 to the board on every power cycle. A small utility program is used to download
171 S-record files to the eval board. Sources and build instructions for this
172 utility are located in the RedBoot sources in:
175 >packages/hal/calmrisc16/ceb/current/support</TT
178 >To download the RedBoot image, first press the reset button on the MDSChip
179 board. The green 'Run' LED on the core board should go off. Now, use the
180 utility to download the RedBoot image with:
192 >calmbreaker -p /dev/term/b --reset --srec-code -f redboot.elf</B
199 Note that the '-p /dev/term/b' specifies the serial port to use and will vary
200 from system to system. The download will take about two minutes. After it
201 finishes, start RedBoot with:
213 >calmbreaker -p /dev/term/b --run</B
220 The 'Run' LED on the core board should be on. Connecting to the MDSboard with
221 a terminal and typing enter should result in RedBoot reprinting the command
229 NAME="AEN6480">Special RedBoot Commands</H2
238 NAME="AEN6483">Special Note on Serial Channel</H2
240 >The MDSChip board uses a relatively slow microcontroller to provide
241 the pseudo-register interface to the core board. This pseudo-register
242 interface provides access to the serial channel and write access to program
243 memory. Those interfaces are slow and the serial channel is easily overrun
244 by a fast host. For this reason, GDB must be told to limit the size of code
245 download packets to avoid serial overrun. This is done with the following
258 >set download-write-size 25</B
271 NAME="AEN6488">Rebuilding RedBoot</H2
273 >These shell variables provide the platform-specific information
274 needed for building RedBoot according to the procedure described in
276 HREF="rebuilding-redboot.html"
286 CLASS="PROGRAMLISTING"
287 >export TARGET=calm16_ceb
288 export ARCH_DIR=calmrisc16
289 export PLATFORM_DIR=ceb</PRE
295 >The names of configuration files are listed above with the
296 description of the associated modes.</P
304 SUMMARY="Footer navigation table"
333 HREF="calmrisc32.html"
343 >ARM/Xscale Intel IQ80321</TD
349 HREF="installation-and-testing.html"
357 >CalmRISC/CalmRISC32 Samsung CalmRISC32 Core Evaluation Board</TD