1 #ifndef CYGONCE_FSL_BOARD_H
2 #define CYGONCE_FSL_BOARD_H
4 //=============================================================================
6 // Platform specific support (register layout, etc)
8 //=============================================================================
9 //####ECOSGPLCOPYRIGHTBEGIN####
10 // -------------------------------------------
11 // This file is part of eCos, the Embedded Configurable Operating System.
12 // Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
14 // eCos is free software; you can redistribute it and/or modify it under
15 // the terms of the GNU General Public License as published by the Free
16 // Software Foundation; either version 2 or (at your option) any later version.
18 // eCos is distributed in the hope that it will be useful, but WITHOUT ANY
19 // WARRANTY; without even the implied warranty of MERCHANTABILITY or
20 // FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
23 // You should have received a copy of the GNU General Public License along
24 // with eCos; if not, write to the Free Software Foundation, Inc.,
25 // 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
27 // As a special exception, if other files instantiate templates or use macros
28 // or inline functions from this file, or you compile this file and link it
29 // with other works to produce a work based on this file, this file does not
30 // by itself cause the resulting work to be covered by the GNU General Public
31 // License. However the source code for this file must still be made available
32 // in accordance with section (3) of the GNU General Public License.
34 // This exception does not invalidate any other reasons why a work based on
35 // this file might be covered by the GNU General Public License.
37 // Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
38 // at http://sources.redhat.com/ecos/ecos-license/
39 // -------------------------------------------
40 //####ECOSGPLCOPYRIGHTEND####
41 //===========================================================================
43 #include <cyg/hal/hal_soc.h> // Hardware definitions
45 #define CPLD_SPI_BASE CSPI2_BASE_ADDR
46 #define CPLD_SPI_CHIP_SELECT_NO SPI_CTRL_CS0
47 #define CPLD_SPI_CTRL_MODE_MASTER SPI_CTRL_MODE_MASTER_0
50 #define PBC_LED_CTRL 0x20000
51 #define PBC_SB_STAT 0x20008
52 #define PBC_ID_AAAA 0x20040
53 #define PBC_ID_5555 0x20048
54 #define PBC_VERSION 0x20050
55 #define PBC_ID_CAFE 0x20058
56 #define PBC_INT_STAT 0x20010
57 #define PBC_INT_MASK 0x20038
58 #define PBC_INT_REST 0x20020
59 #define PBC_SW_RESET 0x20060
60 #define BOARD_CS_UART_BASE 0x8000
62 #define REDBOOT_IMAGE_SIZE 0x40000
64 #define LAN92XX_REG_READ(reg_offset) \
65 ((cpld_reg_xfer(reg_offset, 0x0, 1)) | ((cpld_reg_xfer(reg_offset + 0x2, 0x0, 1) << 16)))
67 #define LAN92XX_REG_WRITE(reg_offset, val) \
68 (cpld_reg_xfer(reg_offset, val, 0)); \
69 (cpld_reg_xfer(reg_offset + 0x2, (val >> 16), 0));
72 /* MX31 3-Stack SDRAM is from 0x40000000, 128M */
73 #define SDRAM_BASE_ADDR CSD0_BASE_ADDR
74 #define SDRAM_SIZE 0x08000000
75 #define RAM_BANK0_BASE SDRAM_BASE_ADDR
78 #define LED_IS_ON(n) ((readw(PBC_LED_CTRL) & (1<<(n))) != 0)
79 #define TURN_LED_ON(n) writew((readw(PBC_LED_CTRL)|(1<<(n))), PBC_LED_CTRL)
80 #define TURN_LED_OFF(n) writew((readw(PBC_LED_CTRL)&(~(1<<(n)))), PBC_LED_CTRL)
82 #define BOARD_DEBUG_LED(n) 0
84 #define BOARD_DEBUG_LED(n) \
86 if (n >= 0 && n < LED_MAX_NUM) { \
94 #endif /* CYGONCE_FSL_BOARD_H */