changed memory timing to 3 clocks CAS latency and 9 clocks tRC (as originally calculated)
[karo-tx-redboot.git] / doc /
drwxr-xr-x   ..
-rw-r--r-- 4958 ChangeLog
drwxr-xr-x - html
drwxr-xr-x - sgml