2 * Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
4 * (C) Copyright 2009 Freescale Semiconductor, Inc.
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as
8 * published by the Free Software Foundation; either version 2 of
9 * the License, or (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 #include <asm/arch/imx-regs.h>
24 #include <generated/asm-offsets.h>
25 #include <linux/linkage.h>
28 * L2CC Cache setup/invalidation/disable
31 /* explicitly disable L2 cache */
32 mrc 15, 0, r0, c1, c0, 1
34 mcr 15, 0, r0, c1, c0, 1
36 /* reconfigure L2 cache aux control reg */
37 mov r0, #0xC0 /* tag RAM */
38 add r0, r0, #0x4 /* data RAM */
39 orr r0, r0, #(1 << 24) /* disable write allocate delay */
40 orr r0, r0, #(1 << 23) /* disable write allocate combine */
41 orr r0, r0, #(1 << 22) /* disable write allocate */
43 #if defined(CONFIG_MX51)
45 ldr r3, [r1, #ROM_SI_REV]
48 /* disable write combine for TO 2 and lower revs */
49 orrls r0, r0, #(1 << 25)
52 mcr 15, 1, r0, c9, c0, 2
55 /* AIPS setup - Only setup MPROTx registers.
56 * The PACR default values are good.*/
59 * Set all MPROTx to be non-bufferable, trusted for R/W,
60 * not forced to user-mode.
62 ldr r0, =AIPS1_BASE_ADDR
66 ldr r0, =AIPS2_BASE_ADDR
70 * Clear the on and off peripheral modules Supervisor Protect bit
71 * for SDMA to access them. Did not change the AIPS control registers
72 * (offset 0x20) access type
79 /* VPU and IPU given higher priority (0x4)
80 * IPU accesses with ID=0x1 given highest priority (=0xA)
82 ldr r0, =M4IF_BASE_ADDR
99 .macro setup_pll pll, freq
102 str r1, [r2, #PLL_DP_CTL] /* Set DPLL ON (set UPEN bit): BRMO=1 */
104 str r1, [r2, #PLL_DP_CONFIG] /* Enable auto-restart AREN bit */
106 ldr r1, W_DP_OP_\freq
107 str r1, [r2, #PLL_DP_OP]
108 str r1, [r2, #PLL_DP_HFS_OP]
110 ldr r1, W_DP_MFD_\freq
111 str r1, [r2, #PLL_DP_MFD]
112 str r1, [r2, #PLL_DP_HFS_MFD]
114 ldr r1, W_DP_MFN_\freq
115 str r1, [r2, #PLL_DP_MFN]
116 str r1, [r2, #PLL_DP_HFS_MFN]
119 str r1, [r2, #PLL_DP_CTL]
121 ldr r1, [r2, #PLL_DP_CTL]
126 .macro setup_pll_errata pll, freq
129 str r1, [r2, #PLL_DP_CONFIG] /* Disable auto-restart AREN bit */
131 str r1, [r2, #PLL_DP_CTL] /* Restart PLL with PLM=1 */
132 1: ldr r1, [r2, #PLL_DP_CTL] /* Wait for lock */
137 str r5, [r2, #PLL_DP_MFN] /* Modify MFN value */
138 str r5, [r2, #PLL_DP_HFS_MFN]
141 str r1, [r2, #PLL_DP_CONFIG] /* Reload MFN value */
143 2: ldr r1, [r2, #PLL_DP_CONFIG]
147 ldr r1, =100 /* Wait at least 4 us */
152 str r1, [r2, #PLL_DP_CONFIG] /* Enable auto-restart AREN bit */
156 ldr r0, =CCM_BASE_ADDR
158 #if defined(CONFIG_MX51)
159 /* Gate of clocks to the peripherals first */
161 str r1, [r0, #CLKCTL_CCGR0]
163 str r1, [r0, #CLKCTL_CCGR1]
164 str r1, [r0, #CLKCTL_CCGR2]
165 str r1, [r0, #CLKCTL_CCGR3]
168 str r1, [r0, #CLKCTL_CCGR4]
170 str r1, [r0, #CLKCTL_CCGR5]
172 str r1, [r0, #CLKCTL_CCGR6]
174 /* Disable IPU and HSC dividers */
176 str r1, [r0, #CLKCTL_CCDR]
178 /* Make sure to switch the DDR away from PLL 1 */
180 str r1, [r0, #CLKCTL_CBCDR]
181 /* make sure divider effective */
182 1: ldr r1, [r0, #CLKCTL_CDHIPR]
187 str r1, [r0, #CLKCTL_CCGR0]
189 str r1, [r0, #CLKCTL_CCGR1]
190 str r1, [r0, #CLKCTL_CCGR2]
191 str r1, [r0, #CLKCTL_CCGR3]
192 str r1, [r0, #CLKCTL_CCGR7]
195 str r1, [r0, #CLKCTL_CCGR4]
197 str r1, [r0, #CLKCTL_CCGR5]
199 str r1, [r0, #CLKCTL_CCGR6]
202 /* Switch ARM to step clock */
204 str r1, [r0, #CLKCTL_CCSR]
206 #if defined(CONFIG_MX51_PLL_ERRATA)
207 setup_pll PLL1_BASE_ADDR, 864
208 setup_pll_errata PLL1_BASE_ADDR, W_DP_MFN_800_DIT
210 #if !defined(CONFIG_SYS_CPU_CLK) || CONFIG_SYS_CPU_CLK == 800
211 setup_pll PLL1_BASE_ADDR, 800
212 #elif CONFIG_SYS_CPU_CLK == 600
213 setup_pll PLL1_BASE_ADDR, 600
215 #error Unsupported CONFIG_SYS_CPU_CLK value
219 #if defined(CONFIG_MX51)
220 setup_pll PLL3_BASE_ADDR, 665
222 /* Switch peripheral to PLL 3 */
224 orr r1, r1, #CONFIG_SYS_DDR_CLKSEL
225 str r1, [r0, #CLKCTL_CBCMR]
227 str r1, [r0, #CLKCTL_CBCDR]
228 setup_pll PLL2_BASE_ADDR, 665
230 /* Switch peripheral to PLL2 */
232 str r1, [r0, #CLKCTL_CBCDR]
234 orr r1,r1,#CONFIG_SYS_DDR_CLKSEL
235 str r1, [r0, #CLKCTL_CBCMR]
237 setup_pll PLL3_BASE_ADDR, 216
239 /* Set the platform clock dividers */
240 ldr r0, =ARM_BASE_ADDR
244 ldr r0, =CCM_BASE_ADDR
246 #if defined(CONFIG_MX51)
247 /* Run 3.0 at Full speed, for other TO's wait till we increase VDDGP */
249 ldr r3, [r1, #ROM_SI_REV]
256 str r1, [r0, #CLKCTL_CACRR]
257 /* Switch ARM back to PLL 1 */
259 str r1, [r0, #CLKCTL_CCSR]
261 #if defined(CONFIG_MX51)
263 /* Use lp_apm (24MHz) source for perclk */
265 orr r1,r1,#CONFIG_SYS_DDR_CLKSEL
266 str r1, [r0, #CLKCTL_CBCMR]
267 /* ddr clock from PLL 1, all perclk dividers are 1 since using 24MHz */
268 ldr r1, =CONFIG_SYS_CLKTL_CBCDR
269 str r1, [r0, #CLKCTL_CBCDR]
272 /* Restore the default values in the Gate registers */
274 str r1, [r0, #CLKCTL_CCGR0]
275 str r1, [r0, #CLKCTL_CCGR1]
276 str r1, [r0, #CLKCTL_CCGR2]
277 str r1, [r0, #CLKCTL_CCGR3]
278 str r1, [r0, #CLKCTL_CCGR4]
279 str r1, [r0, #CLKCTL_CCGR5]
280 str r1, [r0, #CLKCTL_CCGR6]
281 #if defined(CONFIG_MX53)
282 str r1, [r0, #CLKCTL_CCGR7]
285 #if defined(CONFIG_MX51)
286 /* Use PLL 2 for UART's, get 66.5MHz from it */
288 str r1, [r0, #CLKCTL_CSCMR1]
290 str r1, [r0, #CLKCTL_CSCDR1]
291 #elif defined(CONFIG_MX53)
292 /* Switch peripheral to PLL2 */
294 orr r1, r1, #(2 << 10)
295 orr r1, r1, #(0 << 16)
296 orr r1, r1, #(1 << 19)
297 str r1, [r0, #CLKCTL_CBCDR]
300 str r1, [r0, #CLKCTL_CBCMR]
301 /* Change uart clk parent to pll2*/
302 ldr r1, [r0, #CLKCTL_CSCMR1]
304 orr r1, r1, #(0x1 << 24)
305 str r1, [r0, #CLKCTL_CSCMR1]
306 ldr r1, [r0, #CLKCTL_CSCDR1]
309 str r1, [r0, #CLKCTL_CSCDR1]
311 /* make sure divider effective */
312 1: ldr r1, [r0, #CLKCTL_CDHIPR]
317 str r1, [r0, #CLKCTL_CCDR]
319 /* for cko - for ARM div by 8 */
321 add r1, r1, #0x00000F0
322 str r1, [r0, #CLKCTL_CCOSR]
326 ldr r0, =WDOG1_BASE_ADDR
331 .section ".text.init", "x"
334 #if defined(CONFIG_MX51)
335 ldr r0, =GPIO1_BASE_ADDR
337 orr r1, r1, #(1 << 23)
340 orr r1, r1, #(1 << 23)
352 /* r12 saved upper lr*/
354 ENDPROC(lowlevel_init)
356 /* Board level setting value */
357 W_DP_OP_864: .word DP_OP_864
358 W_DP_MFD_864: .word DP_MFD_864
359 W_DP_MFN_864: .word DP_MFN_864
360 W_DP_MFN_800_DIT: .word DP_MFN_800_DIT
361 W_DP_OP_800: .word DP_OP_800
362 W_DP_MFD_800: .word DP_MFD_800
363 W_DP_MFN_800: .word DP_MFN_800
364 W_DP_OP_665: .word DP_OP_665
365 W_DP_MFD_665: .word DP_MFD_665
366 W_DP_MFN_665: .word DP_MFN_665
367 W_DP_OP_600: .word DP_OP_600
368 W_DP_MFD_600: .word DP_MFD_600
369 W_DP_MFN_600: .word DP_MFN_600
370 W_DP_OP_216: .word DP_OP_216
371 W_DP_MFD_216: .word DP_MFD_216
372 W_DP_MFN_216: .word DP_MFN_216