]> git.kernelconcepts.de Git - karo-tx-uboot.git/blob - drivers/video/mxsfb.c
arm: mx5: clock: add support for changing CPU clock via cmdline
[karo-tx-uboot.git] / drivers / video / mxsfb.c
1 /*
2  * Freescale i.MX23/i.MX28 LCDIF driver
3  *
4  * Copyright (C) 2011-2013 Marek Vasut <marex@denx.de>
5  *
6  * SPDX-License-Identifier:     GPL-2.0+
7  */
8 #include <common.h>
9 #include <malloc.h>
10 #include <video_fb.h>
11 #include <mxcfb.h>
12
13 #include <asm/arch/imx-regs.h>
14 #include <asm/arch/clock.h>
15 #include <asm/arch/sys_proto.h>
16 #include <asm/errno.h>
17 #include <asm/io.h>
18
19 #include "videomodes.h"
20
21 #define PS2KHZ(ps)      (1000000000UL / (ps))
22
23 DECLARE_GLOBAL_DATA_PTR;
24
25 static GraphicDevice panel;
26
27 /*
28  * DENX M28EVK:
29  * setenv videomode
30  * video=ctfb:x:800,y:480,depth:18,mode:0,pclk:30066,
31  *       le:0,ri:256,up:0,lo:45,hs:1,vs:1,sync:100663296,vmode:0
32  *
33  * Freescale mx23evk/mx28evk with a Seiko 4.3'' WVGA panel:
34  * setenv videomode
35  * video=ctfb:x:800,y:480,depth:24,mode:0,pclk:29851,
36  *       le:89,ri:164,up:23,lo:10,hs:10,vs:10,sync:0,vmode:0
37  */
38
39 static void mxs_lcd_init(GraphicDevice *panel,
40                         struct ctfb_res_modes *mode, int bpp)
41 {
42         struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)MXS_LCDIF_BASE;
43         uint32_t word_len, bus_width;
44         uint8_t valid_data;
45         uint32_t vctrl0 = 0;
46
47         /* Kick in the LCDIF clock */
48         mxs_set_lcdclk(PS2KHZ(mode->pixclock));
49
50         /* Restart the LCDIF block */
51         mxs_reset_block(&regs->hw_lcdif_ctrl_reg);
52
53         switch (bpp) {
54         case 24:
55                 word_len = LCDIF_CTRL_WORD_LENGTH_24BIT;
56                 bus_width = LCDIF_CTRL_LCD_DATABUS_WIDTH_24BIT;
57                 valid_data = 0x7;
58                 break;
59         case 18:
60                 word_len = LCDIF_CTRL_WORD_LENGTH_24BIT;
61                 bus_width = LCDIF_CTRL_LCD_DATABUS_WIDTH_18BIT;
62                 valid_data = 0x7;
63                 break;
64         case 16:
65                 word_len = LCDIF_CTRL_WORD_LENGTH_16BIT;
66                 bus_width = LCDIF_CTRL_LCD_DATABUS_WIDTH_16BIT;
67                 valid_data = 0xf;
68                 break;
69         case 8:
70                 word_len = LCDIF_CTRL_WORD_LENGTH_8BIT;
71                 bus_width = LCDIF_CTRL_LCD_DATABUS_WIDTH_8BIT;
72                 valid_data = 0xf;
73                 break;
74         default:
75                 printf("Invalid color depth: %d\n", bpp);
76                 hang();
77         }
78
79         writel(bus_width | word_len | LCDIF_CTRL_DOTCLK_MODE |
80                 LCDIF_CTRL_BYPASS_COUNT | LCDIF_CTRL_LCDIF_MASTER,
81                 &regs->hw_lcdif_ctrl);
82
83         writel(valid_data << LCDIF_CTRL1_BYTE_PACKING_FORMAT_OFFSET,
84                 &regs->hw_lcdif_ctrl1);
85         writel((mode->yres << LCDIF_TRANSFER_COUNT_V_COUNT_OFFSET) | mode->xres,
86                 &regs->hw_lcdif_transfer_count);
87
88         if (!(mode->sync & FB_SYNC_OE_LOW_ACT))
89                 vctrl0 |= LCDIF_VDCTRL0_ENABLE_POL;
90
91         if (mode->sync & FB_SYNC_CLK_LAT_FALL)
92                 vctrl0 |= LCDIF_VDCTRL0_DOTCLK_POL;
93
94         if (mode->sync & FB_SYNC_HOR_HIGH_ACT)
95                 vctrl0 |= LCDIF_VDCTRL0_HSYNC_POL;
96
97         if (mode->sync & FB_SYNC_VERT_HIGH_ACT)
98                 vctrl0 |= LCDIF_VDCTRL0_VSYNC_POL;
99
100         writel(vctrl0 | LCDIF_VDCTRL0_ENABLE_PRESENT |
101                 LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT |
102                 LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT |
103                 mode->vsync_len, &regs->hw_lcdif_vdctrl0);
104         writel(mode->upper_margin + mode->lower_margin +
105                 mode->vsync_len + mode->yres,
106                 &regs->hw_lcdif_vdctrl1);
107         writel((mode->hsync_len << LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_OFFSET) |
108                 (mode->left_margin + mode->right_margin +
109                 mode->hsync_len + mode->xres),
110                 &regs->hw_lcdif_vdctrl2);
111         writel(((mode->left_margin + mode->hsync_len) <<
112                 LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_OFFSET) |
113                 (mode->upper_margin + mode->vsync_len),
114                 &regs->hw_lcdif_vdctrl3);
115         writel((0 << LCDIF_VDCTRL4_DOTCLK_DLY_SEL_OFFSET) | mode->xres,
116                 &regs->hw_lcdif_vdctrl4);
117
118         writel(panel->frameAdrs, &regs->hw_lcdif_cur_buf);
119         writel(panel->frameAdrs, &regs->hw_lcdif_next_buf);
120
121         /* Flush FIFO first */
122         writel(LCDIF_CTRL1_FIFO_CLEAR, &regs->hw_lcdif_ctrl1_set);
123
124         /* Sync signals ON */
125         setbits_le32(&regs->hw_lcdif_vdctrl4, LCDIF_VDCTRL4_SYNC_SIGNALS_ON);
126
127         /* FIFO cleared */
128         writel(LCDIF_CTRL1_FIFO_CLEAR, &regs->hw_lcdif_ctrl1_clr);
129
130         /* RUN! */
131         writel(LCDIF_CTRL_RUN, &regs->hw_lcdif_ctrl_set);
132 }
133
134 void *video_hw_init(void)
135 {
136         int bpp = -1;
137         char *penv;
138         struct ctfb_res_modes mode;
139
140         puts("Video: ");
141
142         /* Suck display configuration from "videomode" variable */
143         penv = getenv("videomode");
144         if (!penv) {
145                 puts("MXSFB: 'videomode' variable not set!\n");
146                 return NULL;
147         }
148
149         bpp = video_get_params(&mode, penv);
150
151         /* fill in Graphic device struct */
152         sprintf(panel.modeIdent, "%dx%dx%d",
153                         mode.xres, mode.yres, bpp);
154
155         panel.winSizeX = mode.xres;
156         panel.winSizeY = mode.yres;
157         panel.plnSizeX = mode.xres;
158         panel.plnSizeY = mode.yres;
159
160         switch (bpp) {
161         case 24:
162         case 18:
163                 panel.gdfBytesPP = 4;
164                 panel.gdfIndex = GDF_32BIT_X888RGB;
165                 break;
166         case 16:
167                 panel.gdfBytesPP = 2;
168                 panel.gdfIndex = GDF_16BIT_565RGB;
169                 break;
170         case 8:
171                 panel.gdfBytesPP = 1;
172                 panel.gdfIndex = GDF__8BIT_INDEX;
173                 break;
174         default:
175                 printf("MXSFB: Invalid BPP specified! (bpp = %i)\n", bpp);
176                 return NULL;
177         }
178
179         panel.memSize = mode.xres * mode.yres * panel.gdfBytesPP;
180
181         panel.frameAdrs = gd->fb_base;
182
183         printf("%s\n", panel.modeIdent);
184
185         /* Start framebuffer */
186         mxs_lcd_init(&panel, &mode, bpp);
187
188         return &panel;
189 }