include/configs/MPC8315ERDB.h

   1 /*
   2  * Copyright (C) 2007-2010 Freescale Semiconductor, Inc.
   3  *
   4  * Dave Liu <daveliu@freescale.com>
   5  *
   6  * SPDX-License-Identifier:     GPL-2.0+
   7  */
   8
   9 #ifndef __CONFIG_H
  10 #define __CONFIG_H
  11
  12 #define CONFIG_SYS_NAND_U_BOOT_SIZE  (512 << 10)
  13 #define CONFIG_SYS_NAND_U_BOOT_DST   0x00100000
  14 #define CONFIG_SYS_NAND_U_BOOT_START 0x00100100
  15 #define CONFIG_SYS_NAND_U_BOOT_OFFS  16384
  16 #define CONFIG_SYS_NAND_U_BOOT_RELOC 0x00010000
  17
  18 #ifdef CONFIG_NAND_U_BOOT
  19 #define CONFIG_SYS_TEXT_BASE    0x00100000 /* CONFIG_SYS_NAND_U_BOOT_DST */
  20 #define CONFIG_SYS_TEXT_BASE_SPL 0xfff00000
  21 #ifdef CONFIG_NAND_SPL
  22 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE_SPL /* start of monitor */
  23 #endif /* CONFIG_NAND_SPL */
  24 #endif /* CONFIG_NAND_U_BOOT */
  25
  26 #ifndef CONFIG_SYS_TEXT_BASE
  27 #define CONFIG_SYS_TEXT_BASE    0xFE000000
  28 #endif
  29
  30 #ifndef CONFIG_SYS_MONITOR_BASE
  31 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE    /* start of monitor */
  32 #endif
  33
  34 /*
  35  * High Level Configuration Options
  36  */
  37 #define CONFIG_E300             1 /* E300 family */
  38 #define CONFIG_MPC83xx          1 /* MPC83xx family */
  39 #define CONFIG_MPC831x          1 /* MPC831x CPU family */
  40 #define CONFIG_MPC8315          1 /* MPC8315 CPU specific */
  41 #define CONFIG_MPC8315ERDB      1 /* MPC8315ERDB board specific */
  42
  43 /*
  44  * System Clock Setup
  45  */
  46 #define CONFIG_83XX_CLKIN       66666667 /* in Hz */
  47 #define CONFIG_SYS_CLK_FREQ     CONFIG_83XX_CLKIN
  48
  49 /*
  50  * Hardware Reset Configuration Word
  51  * if CLKIN is 66.66MHz, then
  52  * CSB = 133MHz, CORE = 400MHz, DDRC = 266MHz, LBC = 133MHz
  53  */
  54 #define CONFIG_SYS_HRCW_LOW (\
  55         HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
  56         HRCWL_DDR_TO_SCB_CLK_2X1 |\
  57         HRCWL_SVCOD_DIV_2 |\
  58         HRCWL_CSB_TO_CLKIN_2X1 |\
  59         HRCWL_CORE_TO_CSB_3X1)
  60 #define CONFIG_SYS_HRCW_HIGH_BASE (\
  61         HRCWH_PCI_HOST |\
  62         HRCWH_PCI1_ARBITER_ENABLE |\
  63         HRCWH_CORE_ENABLE |\
  64         HRCWH_BOOTSEQ_DISABLE |\
  65         HRCWH_SW_WATCHDOG_DISABLE |\
  66         HRCWH_TSEC1M_IN_RGMII |\
  67         HRCWH_TSEC2M_IN_RGMII |\
  68         HRCWH_BIG_ENDIAN |\
  69         HRCWH_LALE_NORMAL)
  70
  71 #ifdef CONFIG_NAND_SPL
  72 #define CONFIG_SYS_HRCW_HIGH (CONFIG_SYS_HRCW_HIGH_BASE |\
  73                        HRCWH_FROM_0XFFF00100 |\
  74                        HRCWH_ROM_LOC_NAND_SP_8BIT |\
  75                        HRCWH_RL_EXT_NAND)
  76 #else
  77 #define CONFIG_SYS_HRCW_HIGH (CONFIG_SYS_HRCW_HIGH_BASE |\
  78                        HRCWH_FROM_0X00000100 |\
  79                        HRCWH_ROM_LOC_LOCAL_16BIT |\
  80                        HRCWH_RL_EXT_LEGACY)
  81 #endif
  82
  83 /*
  84  * System IO Config
  85  */
  86 #define CONFIG_SYS_SICRH                0x00000000
  87 #define CONFIG_SYS_SICRL                0x00000000 /* 3.3V, no delay */
  88
  89 #define CONFIG_BOARD_EARLY_INIT_F /* call board_pre_init */
  90 #define CONFIG_HWCONFIG
  91
  92 /*
  93  * IMMR new address
  94  */
  95 #define CONFIG_SYS_IMMR         0xE0000000
  96
  97 #if defined(CONFIG_NAND_U_BOOT) && !defined(CONFIG_NAND_SPL)
  98 #define CONFIG_DEFAULT_IMMR     CONFIG_SYS_IMMR
  99 #endif
 100
 101 /*
 102  * Arbiter Setup
 103  */
 104 #define CONFIG_SYS_ACR_PIPE_DEP 3 /* Arbiter pipeline depth is 4 */
 105 #define CONFIG_SYS_ACR_RPTCNT   3 /* Arbiter repeat count is 4 */
 106 #define CONFIG_SYS_SPCR_TSECEP  3 /* eTSEC emergency priority is highest */
 107
 108 /*
 109  * DDR Setup
 110  */
 111 #define CONFIG_SYS_DDR_BASE             0x00000000 /* DDR is system memory */
 112 #define CONFIG_SYS_SDRAM_BASE           CONFIG_SYS_DDR_BASE
 113 #define CONFIG_SYS_DDR_SDRAM_BASE       CONFIG_SYS_DDR_BASE
 114 #define CONFIG_SYS_DDR_SDRAM_CLK_CNTL   DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05
 115 #define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_EN \
 116                                 | DDRCDR_PZ_LOZ \
 117                                 | DDRCDR_NZ_LOZ \
 118                                 | DDRCDR_ODT \
 119                                 | DDRCDR_Q_DRN)
 120                                 /* 0x7b880001 */
 121 /*
 122  * Manually set up DDR parameters
 123  * consist of two chips HY5PS12621BFP-C4 from HYNIX
 124  */
 125 #define CONFIG_SYS_DDR_SIZE             128 /* MB */
 126 #define CONFIG_SYS_DDR_CS0_BNDS 0x00000007
 127 #define CONFIG_SYS_DDR_CS0_CONFIG       (CSCONFIG_EN \
 128                                 | CSCONFIG_ODT_RD_NEVER \
 129                                 | CSCONFIG_ODT_WR_ONLY_CURRENT \
 130                                 | CSCONFIG_ROW_BIT_13 \
 131                                 | CSCONFIG_COL_BIT_10)
 132                                 /* 0x80010102 */
 133 #define CONFIG_SYS_DDR_TIMING_3 0x00000000
 134 #define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \
 135                                 | (0 << TIMING_CFG0_WRT_SHIFT) \
 136                                 | (0 << TIMING_CFG0_RRT_SHIFT) \
 137                                 | (0 << TIMING_CFG0_WWT_SHIFT) \
 138                                 | (2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \
 139                                 | (2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \
 140                                 | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \
 141                                 | (2 << TIMING_CFG0_MRS_CYC_SHIFT))
 142                                 /* 0x00220802 */
 143 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \
 144                                 | (7 << TIMING_CFG1_ACTTOPRE_SHIFT) \
 145                                 | (2 << TIMING_CFG1_ACTTORW_SHIFT) \
 146                                 | (5 << TIMING_CFG1_CASLAT_SHIFT) \
 147                                 | (6 << TIMING_CFG1_REFREC_SHIFT) \
 148                                 | (2 << TIMING_CFG1_WRREC_SHIFT) \
 149                                 | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \
 150                                 | (2 << TIMING_CFG1_WRTORD_SHIFT))
 151                                 /* 0x27256222 */
 152 #define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \
 153                                 | (4 << TIMING_CFG2_CPO_SHIFT) \
 154                                 | (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \
 155                                 | (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) \
 156                                 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
 157                                 | (3 << TIMING_CFG2_CKE_PLS_SHIFT) \
 158                                 | (5 << TIMING_CFG2_FOUR_ACT_SHIFT))
 159                                 /* 0x121048c5 */
 160 #define CONFIG_SYS_DDR_INTERVAL ((0x0360 << SDRAM_INTERVAL_REFINT_SHIFT) \
 161                                 | (0x0100 << SDRAM_INTERVAL_BSTOPRE_SHIFT))
 162                                 /* 0x03600100 */
 163 #define CONFIG_SYS_DDR_SDRAM_CFG        (SDRAM_CFG_SREN \
 164                                 | SDRAM_CFG_SDRAM_TYPE_DDR2 \
 165                                 | SDRAM_CFG_DBW_32)
 166                                 /* 0x43080000 */
 167 #define CONFIG_SYS_DDR_SDRAM_CFG2       0x00401000 /* 1 posted refresh */
 168 #define CONFIG_SYS_DDR_MODE             ((0x0448 << SDRAM_MODE_ESD_SHIFT) \
 169                                 | (0x0232 << SDRAM_MODE_SD_SHIFT))
 170                                 /* ODT 150ohm CL=3, AL=1 on SDRAM */
 171 #define CONFIG_SYS_DDR_MODE2    0x00000000
 172
 173 /*
 174  * Memory test
 175  */
 176 #undef CONFIG_SYS_DRAM_TEST             /* memory test, takes time */
 177 #define CONFIG_SYS_MEMTEST_START        0x00040000 /* memtest region */
 178 #define CONFIG_SYS_MEMTEST_END          0x00140000
 179
 180 /*
 181  * The reserved memory
 182  */
 183 #define CONFIG_SYS_MONITOR_LEN  (384 * 1024) /* Reserve 384 kB for Mon */
 184 #define CONFIG_SYS_MALLOC_LEN   (512 * 1024) /* Reserved for malloc */
 185
 186 /*
 187  * Initial RAM Base Address Setup
 188  */
 189 #define CONFIG_SYS_INIT_RAM_LOCK        1
 190 #define CONFIG_SYS_INIT_RAM_ADDR        0xE6000000 /* Initial RAM address */
 191 #define CONFIG_SYS_INIT_RAM_SIZE        0x1000 /* Size of used area in RAM */
 192 #define CONFIG_SYS_GBL_DATA_OFFSET      \
 193                         (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
 194
 195 /*
 196  * Local Bus Configuration & Clock Setup
 197  */
 198 #define CONFIG_SYS_LCRR_DBYP    LCRR_DBYP
 199 #define CONFIG_SYS_LCRR_CLKDIV          LCRR_CLKDIV_2
 200 #define CONFIG_SYS_LBC_LBCR             0x00040000
 201 #define CONFIG_FSL_ELBC         1
 202
 203 /*
 204  * FLASH on the Local Bus
 205  */
 206 #define CONFIG_SYS_FLASH_CFI            /* use the Common Flash Interface */
 207 #define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */
 208 #define CONFIG_SYS_FLASH_CFI_WIDTH      FLASH_CFI_16BIT
 209
 210 #define CONFIG_SYS_FLASH_BASE           0xFE000000 /* FLASH base address */
 211 #define CONFIG_SYS_FLASH_SIZE           8       /* FLASH size is 8M */
 212 #define CONFIG_SYS_FLASH_PROTECTION     1       /* Use h/w Flash protection. */
 213
 214                                         /* Window base at flash base */
 215 #define CONFIG_SYS_LBLAWBAR0_PRELIM     CONFIG_SYS_FLASH_BASE
 216 #define CONFIG_SYS_LBLAWAR0_PRELIM      (LBLAWAR_EN | LBLAWAR_8MB)
 217
 218 #define CONFIG_SYS_NOR_BR_PRELIM        (CONFIG_SYS_FLASH_BASE \
 219                                         | BR_PS_16      /* 16 bit port */ \
 220                                         | BR_MS_GPCM    /* MSEL = GPCM */ \
 221                                         | BR_V)         /* valid */
 222 #define CONFIG_SYS_NOR_OR_PRELIM        (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \
 223                                         | OR_UPM_XAM \
 224                                         | OR_GPCM_CSNT \
 225                                         | OR_GPCM_ACS_DIV2 \
 226                                         | OR_GPCM_XACS \
 227                                         | OR_GPCM_SCY_15 \
 228                                         | OR_GPCM_TRLX_SET \
 229                                         | OR_GPCM_EHTR_SET \
 230                                         | OR_GPCM_EAD)
 231
 232 #define CONFIG_SYS_MAX_FLASH_BANKS      1 /* number of banks */
 233 /* 127 64KB sectors and 8 8KB top sectors per device */
 234 #define CONFIG_SYS_MAX_FLASH_SECT       135
 235
 236 #undef CONFIG_SYS_FLASH_CHECKSUM
 237 #define CONFIG_SYS_FLASH_ERASE_TOUT     60000 /* Flash Erase Timeout (ms) */
 238 #define CONFIG_SYS_FLASH_WRITE_TOUT     500 /* Flash Write Timeout (ms) */
 239
 240 /*
 241  * NAND Flash on the Local Bus
 242  */
 243
 244 #ifdef CONFIG_NAND_SPL
 245 #define CONFIG_SYS_NAND_BASE            0xFFF00000
 246 #else
 247 #define CONFIG_SYS_NAND_BASE            0xE0600000
 248 #endif
 249
 250 #define CONFIG_MTD_DEVICE
 251 #define CONFIG_MTD_PARTITION
 252 #define CONFIG_CMD_MTDPARTS
 253 #define MTDIDS_DEFAULT                  "nand0=e0600000.flash"
 254 #define MTDPARTS_DEFAULT                \
 255         "mtdparts=e0600000.flash:512k(uboot),128k(env),3m@1m(kernel),-(fs)"
 256
 257 #define CONFIG_SYS_MAX_NAND_DEVICE      1
 258 #define CONFIG_MTD_NAND_VERIFY_WRITE    1
 259 #define CONFIG_CMD_NAND                 1
 260 #define CONFIG_NAND_FSL_ELBC            1
 261 #define CONFIG_SYS_NAND_BLOCK_SIZE      16384
 262 #define CONFIG_SYS_NAND_WINDOW_SIZE    (32 * 1024)     /* 0x00008000 */
 263
 264 #define CONFIG_SYS_NAND_U_BOOT_SIZE  (512 << 10)
 265 #define CONFIG_SYS_NAND_U_BOOT_DST   0x00100000
 266 #define CONFIG_SYS_NAND_U_BOOT_START 0x00100100
 267 #define CONFIG_SYS_NAND_U_BOOT_OFFS  16384
 268 #define CONFIG_SYS_NAND_U_BOOT_RELOC 0x00010000
 269
 270 #define CONFIG_SYS_NAND_BR_PRELIM       (CONFIG_SYS_NAND_BASE \
 271                                 | BR_DECC_CHK_GEN       /* Use HW ECC */ \
 272                                 | BR_PS_8               /* 8 bit port */ \
 273                                 | BR_MS_FCM             /* MSEL = FCM */ \
 274                                 | BR_V)                 /* valid */
 275 #define CONFIG_SYS_NAND_OR_PRELIM       \
 276                                 (P2SZ_TO_AM(CONFIG_SYS_NAND_WINDOW_SIZE) \
 277                                 | OR_FCM_CSCT \
 278                                 | OR_FCM_CST \
 279                                 | OR_FCM_CHT \
 280                                 | OR_FCM_SCY_1 \
 281                                 | OR_FCM_TRLX \
 282                                 | OR_FCM_EHTR)
 283                                 /* 0xFFFF8396 */
 284
 285 #ifdef CONFIG_NAND_U_BOOT
 286 #define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_NAND_BR_PRELIM
 287 #define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_NAND_OR_PRELIM
 288 #define CONFIG_SYS_BR1_PRELIM CONFIG_SYS_NOR_BR_PRELIM
 289 #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_NOR_OR_PRELIM
 290 #else
 291 #define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_NOR_BR_PRELIM
 292 #define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_NOR_OR_PRELIM
 293 #define CONFIG_SYS_BR1_PRELIM CONFIG_SYS_NAND_BR_PRELIM
 294 #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_NAND_OR_PRELIM
 295 #endif
 296
 297 #define CONFIG_SYS_LBLAWBAR1_PRELIM     CONFIG_SYS_NAND_BASE
 298 #define CONFIG_SYS_LBLAWAR1_PRELIM      (LBLAWAR_EN | LBLAWAR_32KB)
 299
 300 #define CONFIG_SYS_NAND_LBLAWBAR_PRELIM CONFIG_SYS_LBLAWBAR1_PRELIM
 301 #define CONFIG_SYS_NAND_LBLAWAR_PRELIM CONFIG_SYS_LBLAWAR1_PRELIM
 302
 303 #if CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE && \
 304         !defined(CONFIG_NAND_SPL)
 305 #define CONFIG_SYS_RAMBOOT
 306 #else
 307 #undef CONFIG_SYS_RAMBOOT
 308 #endif
 309
 310 /*
 311  * Serial Port
 312  */
 313 #define CONFIG_CONS_INDEX       1
 314 #define CONFIG_SYS_NS16550
 315 #define CONFIG_SYS_NS16550_SERIAL
 316 #define CONFIG_SYS_NS16550_REG_SIZE     1
 317 #define CONFIG_SYS_NS16550_CLK          (CONFIG_83XX_CLKIN * 2)
 318
 319 #define CONFIG_SYS_BAUDRATE_TABLE  \
 320                 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
 321
 322 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500)
 323 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600)
 324
 325 /* Use the HUSH parser */
 326 #define CONFIG_SYS_HUSH_PARSER
 327
 328 /* Pass open firmware flat tree */
 329 #define CONFIG_OF_LIBFDT        1
 330 #define CONFIG_OF_BOARD_SETUP   1
 331 #define CONFIG_OF_STDOUT_VIA_ALIAS      1
 332
 333 /* I2C */
 334 #define CONFIG_SYS_I2C
 335 #define CONFIG_SYS_I2C_FSL
 336 #define CONFIG_SYS_FSL_I2C_SPEED        400000
 337 #define CONFIG_SYS_FSL_I2C_SLAVE        0x7F
 338 #define CONFIG_SYS_FSL_I2C_OFFSET       0x3000
 339 #define CONFIG_SYS_I2C_NOPROBES         { {0, 0x51} }
 340
 341 /*
 342  * Board info - revision and where boot from
 343  */
 344 #define CONFIG_SYS_I2C_PCF8574A_ADDR    0x39
 345
 346 /*
 347  * Config on-board RTC
 348  */
 349 #define CONFIG_RTC_DS1337       /* ds1339 on board, use ds1337 rtc via i2c */
 350 #define CONFIG_SYS_I2C_RTC_ADDR 0x68 /* at address 0x68 */
 351
 352 /*
 353  * General PCI
 354  * Addresses are mapped 1-1.
 355  */
 356 #define CONFIG_SYS_PCI_MEM_BASE         0x80000000
 357 #define CONFIG_SYS_PCI_MEM_PHYS         CONFIG_SYS_PCI_MEM_BASE
 358 #define CONFIG_SYS_PCI_MEM_SIZE         0x10000000 /* 256M */
 359 #define CONFIG_SYS_PCI_MMIO_BASE        0x90000000
 360 #define CONFIG_SYS_PCI_MMIO_PHYS        CONFIG_SYS_PCI_MMIO_BASE
 361 #define CONFIG_SYS_PCI_MMIO_SIZE        0x10000000 /* 256M */
 362 #define CONFIG_SYS_PCI_IO_BASE          0x00000000
 363 #define CONFIG_SYS_PCI_IO_PHYS          0xE0300000
 364 #define CONFIG_SYS_PCI_IO_SIZE          0x100000 /* 1M */
 365
 366 #define CONFIG_SYS_PCI_SLV_MEM_LOCAL    CONFIG_SYS_SDRAM_BASE
 367 #define CONFIG_SYS_PCI_SLV_MEM_BUS      0x00000000
 368 #define CONFIG_SYS_PCI_SLV_MEM_SIZE     0x80000000
 369
 370 #define CONFIG_SYS_PCIE1_BASE           0xA0000000
 371 #define CONFIG_SYS_PCIE1_MEM_BASE       0xA0000000
 372 #define CONFIG_SYS_PCIE1_MEM_PHYS       0xA0000000
 373 #define CONFIG_SYS_PCIE1_MEM_SIZE       0x10000000
 374 #define CONFIG_SYS_PCIE1_CFG_BASE       0xB0000000
 375 #define CONFIG_SYS_PCIE1_CFG_SIZE       0x01000000
 376 #define CONFIG_SYS_PCIE1_IO_BASE        0x00000000
 377 #define CONFIG_SYS_PCIE1_IO_PHYS        0xB1000000
 378 #define CONFIG_SYS_PCIE1_IO_SIZE        0x00800000
 379
 380 #define CONFIG_SYS_PCIE2_BASE           0xC0000000
 381 #define CONFIG_SYS_PCIE2_MEM_BASE       0xC0000000
 382 #define CONFIG_SYS_PCIE2_MEM_PHYS       0xC0000000
 383 #define CONFIG_SYS_PCIE2_MEM_SIZE       0x10000000
 384 #define CONFIG_SYS_PCIE2_CFG_BASE       0xD0000000
 385 #define CONFIG_SYS_PCIE2_CFG_SIZE       0x01000000
 386 #define CONFIG_SYS_PCIE2_IO_BASE        0x00000000
 387 #define CONFIG_SYS_PCIE2_IO_PHYS        0xD1000000
 388 #define CONFIG_SYS_PCIE2_IO_SIZE        0x00800000
 389
 390 #define CONFIG_PCI
 391 #define CONFIG_PCI_INDIRECT_BRIDGE
 392 #define CONFIG_PCIE
 393
 394 #define CONFIG_PCI_PNP          /* do pci plug-and-play */
 395
 396 #define CONFIG_EEPRO100
 397 #undef CONFIG_PCI_SCAN_SHOW     /* show pci devices on startup */
 398 #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957   /* Freescale */
 399
 400 #define CONFIG_HAS_FSL_DR_USB
 401 #define CONFIG_SYS_SCCR_USBDRCM         3
 402
 403 #define CONFIG_CMD_USB
 404 #define CONFIG_USB_STORAGE
 405 #define CONFIG_USB_EHCI
 406 #define CONFIG_USB_EHCI_FSL
 407 #define CONFIG_USB_PHY_TYPE     "utmi"
 408 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
 409
 410 /*
 411  * TSEC
 412  */
 413 #define CONFIG_TSEC_ENET        /* TSEC ethernet support */
 414 #define CONFIG_SYS_TSEC1_OFFSET 0x24000
 415 #define CONFIG_SYS_TSEC1        (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC1_OFFSET)
 416 #define CONFIG_SYS_TSEC2_OFFSET 0x25000
 417 #define CONFIG_SYS_TSEC2        (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC2_OFFSET)
 418
 419 /*
 420  * TSEC ethernet configuration
 421  */
 422 #define CONFIG_MII              1 /* MII PHY management */
 423 #define CONFIG_TSEC1            1
 424 #define CONFIG_TSEC1_NAME       "eTSEC0"
 425 #define CONFIG_TSEC2            1
 426 #define CONFIG_TSEC2_NAME       "eTSEC1"
 427 #define TSEC1_PHY_ADDR          0
 428 #define TSEC2_PHY_ADDR          1
 429 #define TSEC1_PHYIDX            0
 430 #define TSEC2_PHYIDX            0
 431 #define TSEC1_FLAGS             TSEC_GIGABIT
 432 #define TSEC2_FLAGS             TSEC_GIGABIT
 433
 434 /* Options are: eTSEC[0-1] */
 435 #define CONFIG_ETHPRIME         "eTSEC1"
 436
 437 /*
 438  * SATA
 439  */
 440 #define CONFIG_LIBATA
 441 #define CONFIG_FSL_SATA
 442
 443 #define CONFIG_SYS_SATA_MAX_DEVICE      2
 444 #define CONFIG_SATA1
 445 #define CONFIG_SYS_SATA1_OFFSET 0x18000
 446 #define CONFIG_SYS_SATA1        (CONFIG_SYS_IMMR + CONFIG_SYS_SATA1_OFFSET)
 447 #define CONFIG_SYS_SATA1_FLAGS  FLAGS_DMA
 448 #define CONFIG_SATA2
 449 #define CONFIG_SYS_SATA2_OFFSET 0x19000
 450 #define CONFIG_SYS_SATA2        (CONFIG_SYS_IMMR + CONFIG_SYS_SATA2_OFFSET)
 451 #define CONFIG_SYS_SATA2_FLAGS  FLAGS_DMA
 452
 453 #ifdef CONFIG_FSL_SATA
 454 #define CONFIG_LBA48
 455 #define CONFIG_CMD_SATA
 456 #define CONFIG_DOS_PARTITION
 457 #define CONFIG_CMD_EXT2
 458 #endif
 459
 460 /*
 461  * Environment
 462  */
 463 #if defined(CONFIG_NAND_U_BOOT)
 464         #define CONFIG_ENV_IS_IN_NAND   1
 465         #define CONFIG_ENV_OFFSET               (512 * 1024)
 466         #define CONFIG_ENV_SECT_SIZE    CONFIG_SYS_NAND_BLOCK_SIZE
 467         #define CONFIG_ENV_SIZE         CONFIG_ENV_SECT_SIZE
 468         #define CONFIG_ENV_SIZE_REDUND  CONFIG_ENV_SIZE
 469         #define CONFIG_ENV_RANGE        (CONFIG_ENV_SECT_SIZE * 4)
 470         #define CONFIG_ENV_OFFSET_REDUND        (CONFIG_ENV_OFFSET + \
 471                                                  CONFIG_ENV_RANGE)
 472 #elif !defined(CONFIG_SYS_RAMBOOT)
 473         #define CONFIG_ENV_IS_IN_FLASH  1
 474         #define CONFIG_ENV_ADDR         \
 475                         (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
 476         #define CONFIG_ENV_SECT_SIZE    0x10000 /* 64K(one sector) for env */
 477         #define CONFIG_ENV_SIZE         0x2000
 478 #else
 479         #define CONFIG_SYS_NO_FLASH     1       /* Flash is not usable now */
 480         #define CONFIG_ENV_IS_NOWHERE   1       /* Store ENV in memory only */
 481         #define CONFIG_ENV_ADDR         (CONFIG_SYS_MONITOR_BASE - 0x1000)
 482         #define CONFIG_ENV_SIZE         0x2000
 483 #endif
 484
 485 #define CONFIG_LOADS_ECHO       1       /* echo on for serial download */
 486 #define CONFIG_SYS_LOADS_BAUD_CHANGE    1       /* allow baudrate change */
 487
 488 /*
 489  * BOOTP options
 490  */
 491 #define CONFIG_BOOTP_BOOTFILESIZE
 492 #define CONFIG_BOOTP_BOOTPATH
 493 #define CONFIG_BOOTP_GATEWAY
 494 #define CONFIG_BOOTP_HOSTNAME
 495
 496 /*
 497  * Command line configuration.
 498  */
 499 #include <config_cmd_default.h>
 500
 501 #define CONFIG_CMD_PING
 502 #define CONFIG_CMD_I2C
 503 #define CONFIG_CMD_MII
 504 #define CONFIG_CMD_DATE
 505 #define CONFIG_CMD_PCI
 506
 507 #if defined(CONFIG_SYS_RAMBOOT) && !defined(CONFIG_NAND_U_BOOT)
 508     #undef CONFIG_CMD_SAVEENV
 509     #undef CONFIG_CMD_LOADS
 510 #endif
 511
 512 #define CONFIG_CMDLINE_EDITING  1       /* add command line history */
 513 #define CONFIG_AUTO_COMPLETE            /* add autocompletion support */
 514
 515 #undef CONFIG_WATCHDOG          /* watchdog disabled */
 516
 517 /*
 518  * Miscellaneous configurable options
 519  */
 520 #define CONFIG_SYS_LONGHELP             /* undef to save memory */
 521 #define CONFIG_SYS_LOAD_ADDR            0x2000000 /* default load address */
 522 #define CONFIG_SYS_PROMPT               "=> "   /* Monitor Command Prompt */
 523
 524 #if defined(CONFIG_CMD_KGDB)
 525         #define CONFIG_SYS_CBSIZE       1024 /* Console I/O Buffer Size */
 526 #else
 527         #define CONFIG_SYS_CBSIZE       256 /* Console I/O Buffer Size */
 528 #endif
 529
 530                                 /* Print Buffer Size */
 531 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
 532 #define CONFIG_SYS_MAXARGS      16      /* max number of command args */
 533                                 /* Boot Argument Buffer Size */
 534 #define CONFIG_SYS_BARGSIZE     CONFIG_SYS_CBSIZE
 535 #define CONFIG_SYS_HZ           1000    /* decrementer freq: 1ms ticks */
 536
 537 /*
 538  * For booting Linux, the board info and command line data
 539  * have to be in the first 256 MB of memory, since this is
 540  * the maximum mapped by the Linux kernel during initialization.
 541  */
 542 #define CONFIG_SYS_BOOTMAPSZ    (256 << 20) /* Initial Memory map for Linux */
 543
 544 /*
 545  * Core HID Setup
 546  */
 547 #define CONFIG_SYS_HID0_INIT    0x000000000
 548 #define CONFIG_SYS_HID0_FINAL   (HID0_ENABLE_MACHINE_CHECK | \
 549                                  HID0_ENABLE_INSTRUCTION_CACHE | \
 550                                  HID0_ENABLE_DYNAMIC_POWER_MANAGMENT)
 551 #define CONFIG_SYS_HID2         HID2_HBE
 552
 553 /*
 554  * MMU Setup
 555  */
 556 #define CONFIG_HIGH_BATS        1       /* High BATs supported */
 557
 558 /* DDR: cache cacheable */
 559 #define CONFIG_SYS_IBAT0L       (CONFIG_SYS_SDRAM_BASE \
 560                                 | BATL_PP_RW \
 561                                 | BATL_MEMCOHERENCE)
 562 #define CONFIG_SYS_IBAT0U       (CONFIG_SYS_SDRAM_BASE \
 563                                 | BATU_BL_128M \
 564                                 | BATU_VS \
 565                                 | BATU_VP)
 566 #define CONFIG_SYS_DBAT0L       CONFIG_SYS_IBAT0L
 567 #define CONFIG_SYS_DBAT0U       CONFIG_SYS_IBAT0U
 568
 569 /* IMMRBAR, PCI IO and NAND: cache-inhibit and guarded */
 570 #define CONFIG_SYS_IBAT1L       (CONFIG_SYS_IMMR \
 571                                 | BATL_PP_RW \
 572                                 | BATL_CACHEINHIBIT \
 573                                 | BATL_GUARDEDSTORAGE)
 574 #define CONFIG_SYS_IBAT1U       (CONFIG_SYS_IMMR \
 575                                 | BATU_BL_8M \
 576                                 | BATU_VS \
 577                                 | BATU_VP)
 578 #define CONFIG_SYS_DBAT1L       CONFIG_SYS_IBAT1L
 579 #define CONFIG_SYS_DBAT1U       CONFIG_SYS_IBAT1U
 580
 581 /* FLASH: icache cacheable, but dcache-inhibit and guarded */
 582 #define CONFIG_SYS_IBAT2L       (CONFIG_SYS_FLASH_BASE \
 583                                 | BATL_PP_RW \
 584                                 | BATL_MEMCOHERENCE)
 585 #define CONFIG_SYS_IBAT2U       (CONFIG_SYS_FLASH_BASE \
 586                                 | BATU_BL_32M \
 587                                 | BATU_VS \
 588                                 | BATU_VP)
 589 #define CONFIG_SYS_DBAT2L       (CONFIG_SYS_FLASH_BASE \
 590                                 | BATL_PP_RW \
 591                                 | BATL_CACHEINHIBIT \
 592                                 | BATL_GUARDEDSTORAGE)
 593 #define CONFIG_SYS_DBAT2U       CONFIG_SYS_IBAT2U
 594
 595 /* Stack in dcache: cacheable, no memory coherence */
 596 #define CONFIG_SYS_IBAT3L       (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW)
 597 #define CONFIG_SYS_IBAT3U       (CONFIG_SYS_INIT_RAM_ADDR \
 598                                 | BATU_BL_128K \
 599                                 | BATU_VS \
 600                                 | BATU_VP)
 601 #define CONFIG_SYS_DBAT3L       CONFIG_SYS_IBAT3L
 602 #define CONFIG_SYS_DBAT3U       CONFIG_SYS_IBAT3U
 603
 604 /* PCI MEM space: cacheable */
 605 #define CONFIG_SYS_IBAT4L       (CONFIG_SYS_PCI_MEM_PHYS \
 606                                 | BATL_PP_RW \
 607                                 | BATL_MEMCOHERENCE)
 608 #define CONFIG_SYS_IBAT4U       (CONFIG_SYS_PCI_MEM_PHYS \
 609                                 | BATU_BL_256M \
 610                                 | BATU_VS \
 611                                 | BATU_VP)
 612 #define CONFIG_SYS_DBAT4L       CONFIG_SYS_IBAT4L
 613 #define CONFIG_SYS_DBAT4U       CONFIG_SYS_IBAT4U
 614
 615 /* PCI MMIO space: cache-inhibit and guarded */
 616 #define CONFIG_SYS_IBAT5L       (CONFIG_SYS_PCI_MMIO_PHYS \
 617                                 | BATL_PP_RW \
 618                                 | BATL_CACHEINHIBIT \
 619                                 | BATL_GUARDEDSTORAGE)
 620 #define CONFIG_SYS_IBAT5U       (CONFIG_SYS_PCI_MMIO_PHYS \
 621                                 | BATU_BL_256M \
 622                                 | BATU_VS \
 623                                 | BATU_VP)
 624 #define CONFIG_SYS_DBAT5L       CONFIG_SYS_IBAT5L
 625 #define CONFIG_SYS_DBAT5U       CONFIG_SYS_IBAT5U
 626
 627 #define CONFIG_SYS_IBAT6L       0
 628 #define CONFIG_SYS_IBAT6U       0
 629 #define CONFIG_SYS_DBAT6L       CONFIG_SYS_IBAT6L
 630 #define CONFIG_SYS_DBAT6U       CONFIG_SYS_IBAT6U
 631
 632 #define CONFIG_SYS_IBAT7L       0
 633 #define CONFIG_SYS_IBAT7U       0
 634 #define CONFIG_SYS_DBAT7L       CONFIG_SYS_IBAT7L
 635 #define CONFIG_SYS_DBAT7U       CONFIG_SYS_IBAT7U
 636
 637 #if defined(CONFIG_CMD_KGDB)
 638 #define CONFIG_KGDB_BAUDRATE    230400  /* speed of kgdb serial port */
 639 #define CONFIG_KGDB_SER_INDEX   2       /* which serial port to use */
 640 #endif
 641
 642 /*
 643  * Environment Configuration
 644  */
 645
 646 #define CONFIG_ENV_OVERWRITE
 647
 648 #if defined(CONFIG_TSEC_ENET)
 649 #define CONFIG_HAS_ETH0
 650 #define CONFIG_HAS_ETH1
 651 #endif
 652
 653 #define CONFIG_BAUDRATE 115200
 654
 655 #define CONFIG_LOADADDR 800000  /* default location for tftp and bootm */
 656
 657 #define CONFIG_BOOTDELAY 6      /* -1 disables auto-boot */
 658 #undef CONFIG_BOOTARGS          /* the boot command will set bootargs */
 659
 660 #define CONFIG_EXTRA_ENV_SETTINGS                                       \
 661         "netdev=eth0\0"                                                 \
 662         "consoledev=ttyS0\0"                                            \
 663         "ramdiskaddr=1000000\0"                                         \
 664         "ramdiskfile=ramfs.83xx\0"                                      \
 665         "fdtaddr=780000\0"                                              \
 666         "fdtfile=mpc8315erdb.dtb\0"                                     \
 667         "usb_phy_type=utmi\0"                                           \
 668         ""
 669
 670 #define CONFIG_NFSBOOTCOMMAND                                           \
 671         "setenv bootargs root=/dev/nfs rw "                             \
 672                 "nfsroot=$serverip:$rootpath "                          \
 673                 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:"   \
 674                                                         "$netdev:off "  \
 675                 "console=$consoledev,$baudrate $othbootargs;"           \
 676         "tftp $loadaddr $bootfile;"                                     \
 677         "tftp $fdtaddr $fdtfile;"                                       \
 678         "bootm $loadaddr - $fdtaddr"
 679
 680 #define CONFIG_RAMBOOTCOMMAND                                           \
 681         "setenv bootargs root=/dev/ram rw "                             \
 682                 "console=$consoledev,$baudrate $othbootargs;"           \
 683         "tftp $ramdiskaddr $ramdiskfile;"                               \
 684         "tftp $loadaddr $bootfile;"                                     \
 685         "tftp $fdtaddr $fdtfile;"                                       \
 686         "bootm $loadaddr $ramdiskaddr $fdtaddr"
 687
 688
 689 #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
 690
 691 #endif  /* __CONFIG_H */