]> git.kernelconcepts.de Git - karo-tx-uboot.git/blob - arch/arm/dts/tegra124.dtsi
Merge branch 'u-boot-sh/rmobile' into 'u-boot-arm/master'
[karo-tx-uboot.git] / arch / arm / dts / tegra124.dtsi
1 #include <dt-bindings/gpio/tegra-gpio.h>
2 #include <dt-bindings/interrupt-controller/arm-gic.h>
3
4 #include "skeleton.dtsi"
5
6 / {
7         compatible = "nvidia,tegra124";
8
9         tegra_car: clock@60006000 {
10                 compatible = "nvidia,tegra124-car";
11                 reg = <0x60006000 0x1000>;
12                 #clock-cells = <1>;
13         };
14
15         apbdma: dma@60020000 {
16                 compatible = "nvidia,tegra124-apbdma", "nvidia,tegra148-apbdma";
17                 reg = <0x60020000 0x1400>;
18                 interrupts = <0 104 0x04
19                               0 105 0x04
20                               0 106 0x04
21                               0 107 0x04
22                               0 108 0x04
23                               0 109 0x04
24                               0 110 0x04
25                               0 111 0x04
26                               0 112 0x04
27                               0 113 0x04
28                               0 114 0x04
29                               0 115 0x04
30                               0 116 0x04
31                               0 117 0x04
32                               0 118 0x04
33                               0 119 0x04
34                               0 128 0x04
35                               0 129 0x04
36                               0 130 0x04
37                               0 131 0x04
38                               0 132 0x04
39                               0 133 0x04
40                               0 134 0x04
41                               0 135 0x04
42                               0 136 0x04
43                               0 137 0x04
44                               0 138 0x04
45                               0 139 0x04
46                               0 140 0x04
47                               0 141 0x04
48                               0 142 0x04
49                               0 143 0x04>;
50         };
51
52         gpio: gpio@6000d000 {
53                 compatible = "nvidia,tegra124-gpio", "nvidia,tegra30-gpio";
54                 reg = <0x6000d000 0x1000>;
55                 interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,
56                              <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
57                              <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>,
58                              <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>,
59                              <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
60                              <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>,
61                              <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>,
62                              <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
63                 #gpio-cells = <2>;
64                 gpio-controller;
65                 #interrupt-cells = <2>;
66                 interrupt-controller;
67         };
68
69         i2c@7000c000 {
70                 compatible = "nvidia,tegra124-i2c", "nvidia,tegra114-i2c";
71                 reg = <0x7000c000 0x100>;
72                 interrupts = <0 38 0x04>;
73                 #address-cells = <1>;
74                 #size-cells = <0>;
75                 clocks = <&tegra_car 12>;
76                 status = "disabled";
77         };
78
79         i2c@7000c400 {
80                 compatible = "nvidia,tegra124-i2c", "nvidia,tegra114-i2c";
81                 reg = <0x7000c400 0x100>;
82                 interrupts = <0 84 0x04>;
83                 #address-cells = <1>;
84                 #size-cells = <0>;
85                 clocks = <&tegra_car 54>;
86                 status = "disabled";
87         };
88
89         i2c@7000c500 {
90                 compatible = "nvidia,tegra124-i2c", "nvidia,tegra114-i2c";
91                 reg = <0x7000c500 0x100>;
92                 interrupts = <0 92 0x04>;
93                 #address-cells = <1>;
94                 #size-cells = <0>;
95                 clocks = <&tegra_car 67>;
96                 status = "disabled";
97         };
98
99         i2c@7000c700 {
100                 compatible = "nvidia,tegra124-i2c", "nvidia,tegra114-i2c";
101                 reg = <0x7000c700 0x100>;
102                 interrupts = <0 120 0x04>;
103                 #address-cells = <1>;
104                 #size-cells = <0>;
105                 clocks = <&tegra_car 103>;
106                 status = "disabled";
107         };
108
109         i2c@7000d000 {
110                 compatible = "nvidia,tegra124-i2c", "nvidia,tegra114-i2c";
111                 reg = <0x7000d000 0x100>;
112                 interrupts = <0 53 0x04>;
113                 #address-cells = <1>;
114                 #size-cells = <0>;
115                 clocks = <&tegra_car 47>;
116                 status = "disabled";
117         };
118
119         i2c@7000d100 {
120                 compatible = "nvidia,tegra124-i2c", "nvidia,tegra114-i2c";
121                 reg = <0x7000d100 0x100>;
122                 interrupts = <0 53 0x04>;
123                 #address-cells = <1>;
124                 #size-cells = <0>;
125                 clocks = <&tegra_car 47>;
126                 status = "disabled";
127         };
128
129         spi@7000d400 {
130                 compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
131                 reg = <0x7000d400 0x200>;
132                 interrupts = <0 59 0x04>;
133                 nvidia,dma-request-selector = <&apbdma 15>;
134                 #address-cells = <1>;
135                 #size-cells = <0>;
136                 status = "disabled";
137                 clocks = <&tegra_car 41>;
138         };
139
140         spi@7000d600 {
141                 compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
142                 reg = <0x7000d600 0x200>;
143                 interrupts = <0 82 0x04>;
144                 nvidia,dma-request-selector = <&apbdma 16>;
145                 #address-cells = <1>;
146                 #size-cells = <0>;
147                 status = "disabled";
148                 clocks = <&tegra_car 44>;
149         };
150
151         spi@7000d800 {
152                 compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
153                 reg = <0x7000d800 0x200>;
154                 interrupts = <0 83 0x04>;
155                 nvidia,dma-request-selector = <&apbdma 17>;
156                 #address-cells = <1>;
157                 #size-cells = <0>;
158                 status = "disabled";
159                 clocks = <&tegra_car 46>;
160         };
161
162         spi@7000da00 {
163                 compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
164                 reg = <0x7000da00 0x200>;
165                 interrupts = <0 93 0x04>;
166                 nvidia,dma-request-selector = <&apbdma 18>;
167                 #address-cells = <1>;
168                 #size-cells = <0>;
169                 status = "disabled";
170                 clocks = <&tegra_car 68>;
171         };
172
173         spi@7000dc00 {
174                 compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
175                 reg = <0x7000dc00 0x200>;
176                 interrupts = <0 94 0x04>;
177                 nvidia,dma-request-selector = <&apbdma 27>;
178                 #address-cells = <1>;
179                 #size-cells = <0>;
180                 status = "disabled";
181                 clocks = <&tegra_car 104>;
182         };
183
184         spi@7000de00 {
185                 compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
186                 reg = <0x7000de00 0x200>;
187                 interrupts = <0 79 0x04>;
188                 nvidia,dma-request-selector = <&apbdma 28>;
189                 #address-cells = <1>;
190                 #size-cells = <0>;
191                 status = "disabled";
192                 clocks = <&tegra_car 105>;
193         };
194
195         sdhci@700b0000 {
196                 compatible = "nvidia,tegra124-sdhci";
197                 reg = <0x700b0000 0x200>;
198                 interrupts = <0 14 0x04>;
199                 clocks = <&tegra_car 14>;
200                 status = "disabled";
201         };
202
203         sdhci@700b0200 {
204                 compatible = "nvidia,tegra124-sdhci";
205                 reg = <0x700b0200 0x200>;
206                 interrupts = <0 15 0x04>;
207                 clocks = <&tegra_car 9>;
208                 status = "disabled";
209         };
210
211         sdhci@700b0400 {
212                 compatible = "nvidia,tegra124-sdhci";
213                 reg = <0x700b0400 0x200>;
214                 interrupts = <0 19 0x04>;
215                 clocks = <&tegra_car 69>;
216                 status = "disabled";
217         };
218
219         sdhci@700b0600 {
220                 compatible = "nvidia,tegra124-sdhci";
221                 reg = <0x700b0600 0x200>;
222                 interrupts = <0 31 0x04>;
223                 clocks = <&tegra_car 15>;
224                 status = "disabled";
225         };
226
227         usb@7d000000 {
228                 compatible = "nvidia,tegra124-ehci", "nvidia,tegra30-ehci";
229                 reg = <0x7d000000 0x4000>;
230                 interrupts = < 52 >;
231                 phy_type = "utmi";
232                 clocks = <&tegra_car 22>;       /* PERIPH_ID_USBD */
233                 status = "disabled";
234         };
235
236         usb@7d004000 {
237                 compatible = "nvidia,tegra124-ehci", "nvidia,tegra30-ehci";
238                 reg = <0x7d004000 0x4000>;
239                 interrupts = < 53 >;
240                 phy_type = "hsic";
241                 clocks = <&tegra_car 58>;       /* PERIPH_ID_USB2 */
242                 status = "disabled";
243         };
244
245         usb@7d008000 {
246                 compatible = "nvidia,tegra124-ehci", "nvidia,tegra30-ehci";
247                 reg = <0x7d008000 0x4000>;
248                 interrupts = < 129 >;
249                 phy_type = "utmi";
250                 clocks = <&tegra_car 59>;       /* PERIPH_ID_USB3 */
251                 status = "disabled";
252         };
253 };