]> git.kernelconcepts.de Git - karo-tx-uboot.git/blob - board/karo/tx28/tx28.c
mxs: tx28: update FDT code for Linux 3.10
[karo-tx-uboot.git] / board / karo / tx28 / tx28.c
1 /*
2  * Copyright (C) 2011 Lothar Waßmann <LW@KARO-electronics.de>
3  * based on: board/freesclae/mx28_evk.c (C) 2010 Freescale Semiconductor, Inc.
4  *
5  * See file CREDITS for list of people who contributed to this
6  * project.
7  *
8  * This program is free software; you can redistribute it and/or
9  * modify it under the terms of the GNU General Public License as
10  * published by the Free Software Foundation; either version 2 of
11  * the License, or (at your option) any later version.
12  *
13  * This program is distributed in the hope that it will be useful,
14  * but WITHOUT ANY WARRANTY; without even the implied warranty of
15  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16  * GNU General Public License for more details.
17  *
18  * You should have received a copy of the GNU General Public License
19  * along with this program; if not, write to the Free Software
20  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21  * MA 02111-1307 USA
22  */
23
24 #include <common.h>
25 #include <errno.h>
26 #include <libfdt.h>
27 #include <fdt_support.h>
28 #include <lcd.h>
29 #include <netdev.h>
30 #include <mmc.h>
31 #include <imx_ssp_mmc.h>
32 #include <linux/list.h>
33 #include <linux/fb.h>
34 #include <asm/io.h>
35 #include <asm/gpio.h>
36 #include <asm/arch/iomux-mx28.h>
37 #include <asm/arch/clock.h>
38 #include <asm/arch/mxsfb.h>
39 #include <asm/arch/imx-regs.h>
40 #include <asm/arch/sys_proto.h>
41
42 #include "../common/karo.h"
43
44 DECLARE_GLOBAL_DATA_PTR;
45
46 #define MXS_GPIO_NR(p, o)      (((p) << 5) | (o))
47
48 #define TX28_LCD_PWR_GPIO       MX28_PAD_LCD_ENABLE__GPIO_1_31
49 #define TX28_LCD_RST_GPIO       MX28_PAD_LCD_RESET__GPIO_3_30
50 #define TX28_LCD_BACKLIGHT_GPIO MX28_PAD_PWM0__GPIO_3_16
51
52 #define TX28_USBH_VBUSEN_GPIO   MX28_PAD_SPDIF__GPIO_3_27
53 #define TX28_USBH_OC_GPIO       MX28_PAD_JTAG_RTCK__GPIO_4_20
54 #define TX28_USBOTG_VBUSEN_GPIO MX28_PAD_GPMI_CE2N__GPIO_0_18
55 #define TX28_USBOTG_OC_GPIO     MX28_PAD_GPMI_CE3N__GPIO_0_19
56 #define TX28_USBOTG_ID_GPIO     MX28_PAD_PWM2__GPIO_3_18
57
58 #define TX28_LED_GPIO           MX28_PAD_ENET0_RXD3__GPIO_4_10
59
60 static const struct gpio tx28_gpios[] = {
61         { TX28_USBH_VBUSEN_GPIO, GPIOF_OUTPUT_INIT_LOW, "USBH VBUSEN", },
62         { TX28_USBH_OC_GPIO, GPIOF_INPUT, "USBH OC", },
63         { TX28_USBOTG_VBUSEN_GPIO, GPIOF_OUTPUT_INIT_LOW, "USBOTG VBUSEN", },
64         { TX28_USBOTG_OC_GPIO, GPIOF_INPUT, "USBOTG OC", },
65         { TX28_USBOTG_ID_GPIO, GPIOF_INPUT, "USBOTG ID", },
66 };
67
68 static const iomux_cfg_t tx28_pads[] = {
69         /* UART pads */
70 #if CONFIG_CONS_INDEX == 0
71         MX28_PAD_AUART0_RX__DUART_CTS,
72         MX28_PAD_AUART0_TX__DUART_RTS,
73         MX28_PAD_AUART0_CTS__DUART_RX,
74         MX28_PAD_AUART0_RTS__DUART_TX,
75 #elif CONFIG_CONS_INDEX == 1
76         MX28_PAD_AUART1_RX__AUART1_RX,
77         MX28_PAD_AUART1_TX__AUART1_TX,
78         MX28_PAD_AUART1_CTS__AUART1_CTS,
79         MX28_PAD_AUART1_RTS__AUART1_RTS,
80 #elif CONFIG_CONS_INDEX == 2
81         MX28_PAD_AUART3_RX__AUART3_RX,
82         MX28_PAD_AUART3_TX__AUART3_TX,
83         MX28_PAD_AUART3_CTS__AUART3_CTS,
84         MX28_PAD_AUART3_RTS__AUART3_RTS,
85 #endif
86         /* I2C bus for internal DS1339, PCA9554 and on DIMM pins 40/41 */
87         MX28_PAD_I2C0_SCL__I2C0_SCL,
88         MX28_PAD_I2C0_SDA__I2C0_SDA,
89
90         /* USBH VBUSEN, OC */
91         MX28_PAD_SPDIF__GPIO_3_27,
92         MX28_PAD_JTAG_RTCK__GPIO_4_20,
93
94         /* USBOTG VBUSEN, OC, ID */
95         MX28_PAD_GPMI_CE2N__GPIO_0_18,
96         MX28_PAD_GPMI_CE3N__GPIO_0_19,
97         MX28_PAD_PWM2__GPIO_3_18,
98 };
99
100 /*
101  * Functions
102  */
103
104 /* provide at least _some_ sort of randomness */
105 #define MAX_LOOPS       100
106
107 static u32 random;
108
109 static inline void random_init(void)
110 {
111         struct mxs_digctl_regs *digctl_regs = (void *)MXS_DIGCTL_BASE;
112         u32 seed = 0;
113         int i;
114
115         for (i = 0; i < MAX_LOOPS; i++) {
116                 unsigned int usec = readl(&digctl_regs->hw_digctl_microseconds);
117
118                 seed = get_timer(usec + random + seed);
119                 srand(seed);
120                 random = rand();
121         }
122 }
123
124 int board_early_init_f(void)
125 {
126         random_init();
127
128         /* IO0 clock at 480MHz */
129         mx28_set_ioclk(MXC_IOCLK0, 480000);
130         /* IO1 clock at 480MHz */
131         mx28_set_ioclk(MXC_IOCLK1, 480000);
132
133         /* SSP0 clock at 96MHz */
134         mx28_set_sspclk(MXC_SSPCLK0, 96000, 0);
135         /* SSP2 clock at 96MHz */
136         mx28_set_sspclk(MXC_SSPCLK2, 96000, 0);
137
138         gpio_request_array(tx28_gpios, ARRAY_SIZE(tx28_gpios));
139         mxs_iomux_setup_multiple_pads(tx28_pads, ARRAY_SIZE(tx28_pads));
140         return 0;
141 }
142
143 int board_init(void)
144 {
145         /* Address of boot parameters */
146 #ifdef CONFIG_OF_LIBFDT
147         gd->bd->bi_arch_number = -1;
148 #endif
149         gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x1000;
150         return 0;
151 }
152
153 int dram_init(void)
154 {
155         return mxs_dram_init();
156 }
157
158 #ifdef  CONFIG_CMD_MMC
159 static int tx28_mmc_wp(int dev_no)
160 {
161         return 0;
162 }
163
164 int board_mmc_init(bd_t *bis)
165 {
166         return mxsmmc_initialize(bis, 0, tx28_mmc_wp);
167 }
168 #endif /* CONFIG_CMD_MMC */
169
170 #ifdef CONFIG_FEC_MXC
171 #ifdef CONFIG_GET_FEC_MAC_ADDR_FROM_IIM
172
173 #ifdef CONFIG_FEC_MXC_MULTI
174 #define FEC_MAX_IDX                     1
175 #else
176 #define FEC_MAX_IDX                     0
177 #endif
178
179 static int fec_get_mac_addr(int index)
180 {
181         u32 val1, val2;
182         int timeout = 1000;
183         struct mxs_ocotp_regs *ocotp_regs =
184                 (struct mxs_ocotp_regs *)MXS_OCOTP_BASE;
185         u32 *cust = &ocotp_regs->hw_ocotp_cust0;
186         char mac[6 * 3];
187         char env_name[] = "eth.addr";
188
189         if (index < 0 || index > FEC_MAX_IDX)
190                 return -EINVAL;
191
192         /* set this bit to open the OTP banks for reading */
193         writel(OCOTP_CTRL_RD_BANK_OPEN,
194                 &ocotp_regs->hw_ocotp_ctrl_set);
195
196         /* wait until OTP contents are readable */
197         while (OCOTP_CTRL_BUSY & readl(&ocotp_regs->hw_ocotp_ctrl)) {
198                 if (timeout-- < 0)
199                         return -ETIMEDOUT;
200                 udelay(100);
201         }
202
203         val1 = readl(&cust[index * 8]);
204         val2 = readl(&cust[index * 8 + 4]);
205         if ((val1 | val2) == 0)
206                 return 0;
207         snprintf(mac, sizeof(mac), "%02x:%02x:%02x:%02x:%02x:%02x",
208                 (val1 >> 24) & 0xFF, (val1 >> 16) & 0xFF,
209                 (val1 >> 8) & 0xFF, (val1 >> 0) & 0xFF,
210                 (val2 >> 24) & 0xFF, (val2 >> 16) & 0xFF);
211         if (index == 0)
212                 snprintf(env_name, sizeof(env_name), "ethaddr");
213         else
214                 snprintf(env_name, sizeof(env_name), "eth%daddr", index);
215
216         setenv(env_name, mac);
217         return 0;
218 }
219 #endif /* CONFIG_GET_FEC_MAC_ADDR_FROM_IIM */
220
221 static const iomux_cfg_t tx28_fec_pads[] = {
222         MX28_PAD_ENET0_RX_EN__ENET0_RX_EN,
223         MX28_PAD_ENET0_RXD0__ENET0_RXD0,
224         MX28_PAD_ENET0_RXD1__ENET0_RXD1,
225 };
226
227 int board_eth_init(bd_t *bis)
228 {
229         int ret;
230
231         /* Reset the external phy */
232         gpio_direction_output(MX28_PAD_ENET0_RX_CLK__GPIO_4_13, 0);
233
234         /* Power on the external phy */
235         gpio_direction_output(MX28_PAD_PWM4__GPIO_3_29, 1);
236
237         /* Pull strap pins to high */
238         gpio_direction_output(MX28_PAD_ENET0_RX_EN__GPIO_4_2, 1);
239         gpio_direction_output(MX28_PAD_ENET0_RXD0__GPIO_4_3, 1);
240         gpio_direction_output(MX28_PAD_ENET0_RXD1__GPIO_4_4, 1);
241         gpio_direction_input(MX28_PAD_ENET0_TX_CLK__GPIO_4_5);
242
243         udelay(25000);
244         gpio_set_value(MX28_PAD_ENET0_RX_CLK__GPIO_4_13, 1);
245         udelay(100);
246
247         mxs_iomux_setup_multiple_pads(tx28_fec_pads, ARRAY_SIZE(tx28_fec_pads));
248
249         ret = cpu_eth_init(bis);
250         if (ret) {
251                 printf("cpu_eth_init() failed: %d\n", ret);
252                 return ret;
253         }
254
255         ret = fec_get_mac_addr(0);
256         if (ret < 0) {
257                 printf("Failed to read FEC0 MAC address from OCOTP\n");
258                 return ret;
259         }
260 #ifdef CONFIG_FEC_MXC_MULTI
261         if (getenv("ethaddr")) {
262                 ret = fecmxc_initialize_multi(bis, 0, 0, MXS_ENET0_BASE);
263                 if (ret) {
264                         printf("FEC MXS: Unable to init FEC0\n");
265                         return ret;
266                 }
267         }
268
269         ret = fec_get_mac_addr(1);
270         if (ret < 0) {
271                 printf("Failed to read FEC1 MAC address from OCOTP\n");
272                 return ret;
273         }
274         if (getenv("eth1addr")) {
275                 ret = fecmxc_initialize_multi(bis, 1, 1, MXS_ENET1_BASE);
276                 if (ret) {
277                         printf("FEC MXS: Unable to init FEC1\n");
278                         return ret;
279                 }
280         }
281         return 0;
282 #else
283         if (getenv("ethaddr")) {
284                 ret = fecmxc_initialize(bis);
285         }
286         return ret;
287 #endif
288 }
289 #endif /* CONFIG_FEC_MXC */
290
291 enum {
292         LED_STATE_INIT = -1,
293         LED_STATE_OFF,
294         LED_STATE_ON,
295 };
296
297 void show_activity(int arg)
298 {
299         static int led_state = LED_STATE_INIT;
300         static ulong last;
301
302         if (led_state == LED_STATE_INIT) {
303                 last = get_timer(0);
304                 gpio_set_value(TX28_LED_GPIO, 1);
305                 led_state = LED_STATE_ON;
306         } else {
307                 if (get_timer(last) > CONFIG_SYS_HZ) {
308                         last = get_timer(0);
309                         if (led_state == LED_STATE_ON) {
310                                 gpio_set_value(TX28_LED_GPIO, 0);
311                         } else {
312                                 gpio_set_value(TX28_LED_GPIO, 1);
313                         }
314                         led_state = 1 - led_state;
315                 }
316         }
317 }
318
319 static const iomux_cfg_t stk5_pads[] = {
320         /* SW controlled LED on STK5 baseboard */
321         MX28_PAD_ENET0_RXD3__GPIO_4_10,
322 };
323
324 static const struct gpio stk5_gpios[] = {
325 };
326
327 #ifdef CONFIG_LCD
328 static struct fb_videomode tx28_fb_modes[] = {
329         {
330                 /* Standard VGA timing */
331                 .name           = "VGA",
332                 .refresh        = 60,
333                 .xres           = 640,
334                 .yres           = 480,
335                 .pixclock       = KHZ2PICOS(25175),
336                 .left_margin    = 48,
337                 .hsync_len      = 96,
338                 .right_margin   = 16,
339                 .upper_margin   = 31,
340                 .vsync_len      = 2,
341                 .lower_margin   = 12,
342                 .sync           = FB_SYNC_DATA_ENABLE_HIGH_ACT,
343                 .vmode          = FB_VMODE_NONINTERLACED,
344         },
345         {
346                 /* Emerging ETV570 640 x 480 display. Syncs low active,
347                  * DE high active, 115.2 mm x 86.4 mm display area
348                  * VGA compatible timing
349                  */
350                 .name           = "ETV570",
351                 .refresh        = 60,
352                 .xres           = 640,
353                 .yres           = 480,
354                 .pixclock       = KHZ2PICOS(25175),
355                 .left_margin    = 114,
356                 .hsync_len      = 30,
357                 .right_margin   = 16,
358                 .upper_margin   = 32,
359                 .vsync_len      = 3,
360                 .lower_margin   = 10,
361                 .sync           = FB_SYNC_DATA_ENABLE_HIGH_ACT,
362                 .vmode          = FB_VMODE_NONINTERLACED,
363         },
364         {
365                 /* Emerging ET0350G0DH6 320 x 240 display.
366                  * 70.08 mm x 52.56 mm display area.
367                  */
368                 .name           = "ET0350",
369                 .refresh        = 60,
370                 .xres           = 320,
371                 .yres           = 240,
372                 .pixclock       = KHZ2PICOS(6500),
373                 .left_margin    = 68 - 34,
374                 .hsync_len      = 34,
375                 .right_margin   = 20,
376                 .upper_margin   = 18 - 3,
377                 .vsync_len      = 3,
378                 .lower_margin   = 4,
379                 .sync           = FB_SYNC_DATA_ENABLE_HIGH_ACT,
380                 .vmode          = FB_VMODE_NONINTERLACED,
381         },
382         {
383                 /* Emerging ET0430G0DH6 480 x 272 display.
384                  * 95.04 mm x 53.856 mm display area.
385                  */
386                 .name           = "ET0430",
387                 .refresh        = 60,
388                 .xres           = 480,
389                 .yres           = 272,
390                 .pixclock       = KHZ2PICOS(9000),
391                 .left_margin    = 2,
392                 .hsync_len      = 41,
393                 .right_margin   = 2,
394                 .upper_margin   = 2,
395                 .vsync_len      = 10,
396                 .lower_margin   = 2,
397                 .sync           = FB_SYNC_DATA_ENABLE_HIGH_ACT,
398                 .vmode          = FB_VMODE_NONINTERLACED,
399         },
400         {
401                 /* Emerging ET0500G0DH6 800 x 480 display.
402                  * 109.6 mm x 66.4 mm display area.
403                  */
404                 .name           = "ET0500",
405                 .refresh        = 60,
406                 .xres           = 800,
407                 .yres           = 480,
408                 .pixclock       = KHZ2PICOS(33260),
409                 .left_margin    = 216 - 128,
410                 .hsync_len      = 128,
411                 .right_margin   = 1056 - 800 - 216,
412                 .upper_margin   = 35 - 2,
413                 .vsync_len      = 2,
414                 .lower_margin   = 525 - 480 - 35,
415                 .sync           = FB_SYNC_DATA_ENABLE_HIGH_ACT,
416                 .vmode          = FB_VMODE_NONINTERLACED,
417         },
418         {
419                 /* Emerging ETQ570G0DH6 320 x 240 display.
420                  * 115.2 mm x 86.4 mm display area.
421                  */
422                 .name           = "ETQ570",
423                 .refresh        = 60,
424                 .xres           = 320,
425                 .yres           = 240,
426                 .pixclock       = KHZ2PICOS(6400),
427                 .left_margin    = 38,
428                 .hsync_len      = 30,
429                 .right_margin   = 30,
430                 .upper_margin   = 16, /* 15 according to datasheet */
431                 .vsync_len      = 3, /* TVP -> 1>x>5 */
432                 .lower_margin   = 4, /* 4.5 according to datasheet */
433                 .sync           = FB_SYNC_DATA_ENABLE_HIGH_ACT,
434                 .vmode          = FB_VMODE_NONINTERLACED,
435         },
436         {
437                 /* Emerging ET0700G0DH6 800 x 480 display.
438                  * 152.4 mm x 91.44 mm display area.
439                  */
440                 .name           = "ET0700",
441                 .refresh        = 60,
442                 .xres           = 800,
443                 .yres           = 480,
444                 .pixclock       = KHZ2PICOS(33260),
445                 .left_margin    = 216 - 128,
446                 .hsync_len      = 128,
447                 .right_margin   = 1056 - 800 - 216,
448                 .upper_margin   = 35 - 2,
449                 .vsync_len      = 2,
450                 .lower_margin   = 525 - 480 - 35,
451                 .sync           = FB_SYNC_DATA_ENABLE_HIGH_ACT,
452                 .vmode          = FB_VMODE_NONINTERLACED,
453         },
454         {
455                 /* unnamed entry for assigning parameters parsed from 'video_mode' string */
456                 .sync           = FB_SYNC_DATA_ENABLE_HIGH_ACT,
457                 .vmode          = FB_VMODE_NONINTERLACED,
458         },
459 };
460
461 static int lcd_enabled = 1;
462
463 void lcd_enable(void)
464 {
465         /* HACK ALERT:
466          * global variable from common/lcd.c
467          * Set to 0 here to prevent messages from going to LCD
468          * rather than serial console
469          */
470         lcd_is_enabled = 0;
471
472         karo_load_splashimage(1);
473         if (lcd_enabled) {
474                 debug("Switching LCD on\n");
475                 gpio_set_value(TX28_LCD_PWR_GPIO, 1);
476                 udelay(100);
477                 gpio_set_value(TX28_LCD_RST_GPIO, 1);
478                 udelay(300000);
479                 gpio_set_value(TX28_LCD_BACKLIGHT_GPIO, 0);
480         }
481 }
482
483 void lcd_disable(void)
484 {
485         mxsfb_disable();
486 }
487
488 void lcd_panel_disable(void)
489 {
490         if (lcd_enabled) {
491                 debug("Switching LCD off\n");
492                 gpio_set_value(TX28_LCD_BACKLIGHT_GPIO, 1);
493                 gpio_set_value(TX28_LCD_RST_GPIO, 0);
494                 gpio_set_value(TX28_LCD_PWR_GPIO, 0);
495         }
496 }
497
498 static const iomux_cfg_t stk5_lcd_pads[] = {
499         /* LCD RESET */
500         MX28_PAD_LCD_RESET__GPIO_3_30 | MXS_PAD_CTRL,
501         /* LCD POWER_ENABLE */
502         MX28_PAD_LCD_ENABLE__GPIO_1_31 | MXS_PAD_CTRL,
503         /* LCD Backlight (PWM) */
504         MX28_PAD_PWM0__GPIO_3_16 | MXS_PAD_CTRL,
505
506         /* Display */
507         MX28_PAD_LCD_D00__LCD_D0 | MXS_PAD_CTRL,
508         MX28_PAD_LCD_D01__LCD_D1 | MXS_PAD_CTRL,
509         MX28_PAD_LCD_D02__LCD_D2 | MXS_PAD_CTRL,
510         MX28_PAD_LCD_D03__LCD_D3 | MXS_PAD_CTRL,
511         MX28_PAD_LCD_D04__LCD_D4 | MXS_PAD_CTRL,
512         MX28_PAD_LCD_D05__LCD_D5 | MXS_PAD_CTRL,
513         MX28_PAD_LCD_D06__LCD_D6 | MXS_PAD_CTRL,
514         MX28_PAD_LCD_D07__LCD_D7 | MXS_PAD_CTRL,
515         MX28_PAD_LCD_D08__LCD_D8 | MXS_PAD_CTRL,
516         MX28_PAD_LCD_D09__LCD_D9 | MXS_PAD_CTRL,
517         MX28_PAD_LCD_D10__LCD_D10 | MXS_PAD_CTRL,
518         MX28_PAD_LCD_D11__LCD_D11 | MXS_PAD_CTRL,
519         MX28_PAD_LCD_D12__LCD_D12 | MXS_PAD_CTRL,
520         MX28_PAD_LCD_D13__LCD_D13 | MXS_PAD_CTRL,
521         MX28_PAD_LCD_D14__LCD_D14 | MXS_PAD_CTRL,
522         MX28_PAD_LCD_D15__LCD_D15 | MXS_PAD_CTRL,
523         MX28_PAD_LCD_D16__LCD_D16 | MXS_PAD_CTRL,
524         MX28_PAD_LCD_D17__LCD_D17 | MXS_PAD_CTRL,
525         MX28_PAD_LCD_D18__LCD_D18 | MXS_PAD_CTRL,
526         MX28_PAD_LCD_D19__LCD_D19 | MXS_PAD_CTRL,
527         MX28_PAD_LCD_D20__LCD_D20 | MXS_PAD_CTRL,
528         MX28_PAD_LCD_D21__LCD_D21 | MXS_PAD_CTRL,
529         MX28_PAD_LCD_D22__LCD_D22 | MXS_PAD_CTRL,
530         MX28_PAD_LCD_D23__LCD_D23 | MXS_PAD_CTRL,
531         MX28_PAD_LCD_RD_E__LCD_VSYNC | MXS_PAD_CTRL,
532         MX28_PAD_LCD_WR_RWN__LCD_HSYNC | MXS_PAD_CTRL,
533         MX28_PAD_LCD_RS__LCD_DOTCLK | MXS_PAD_CTRL,
534         MX28_PAD_LCD_CS__LCD_CS | MXS_PAD_CTRL,
535         MX28_PAD_LCD_VSYNC__LCD_VSYNC | MXS_PAD_CTRL,
536         MX28_PAD_LCD_HSYNC__LCD_HSYNC | MXS_PAD_CTRL,
537         MX28_PAD_LCD_DOTCLK__LCD_DOTCLK | MXS_PAD_CTRL,
538 };
539
540 static const struct gpio stk5_lcd_gpios[] = {
541         { TX28_LCD_RST_GPIO, GPIOF_OUTPUT_INIT_LOW, "LCD RESET", },
542         { TX28_LCD_PWR_GPIO, GPIOF_OUTPUT_INIT_LOW, "LCD POWER", },
543         { TX28_LCD_BACKLIGHT_GPIO, GPIOF_OUTPUT_INIT_HIGH, "LCD BACKLIGHT", },
544 };
545
546 extern void video_hw_init(void *lcdbase);
547
548 void lcd_ctrl_init(void *lcdbase)
549 {
550         int color_depth = 24;
551         char *vm;
552         unsigned long val;
553         int refresh = 60;
554         struct fb_videomode *p = tx28_fb_modes;
555         struct fb_videomode fb_mode;
556         int xres_set = 0, yres_set = 0, bpp_set = 0, refresh_set = 0;
557
558         if (!lcd_enabled) {
559                 debug("LCD disabled\n");
560                 return;
561         }
562
563         if (tstc()) {
564                 debug("Disabling LCD\n");
565                 lcd_enabled = 0;
566                 return;
567         }
568
569         karo_fdt_move_fdt();
570
571         vm = getenv("video_mode");
572         if (vm == NULL) {
573                 debug("Disabling LCD\n");
574                 lcd_enabled = 0;
575                 return;
576         }
577         if (karo_fdt_get_fb_mode(working_fdt, vm, &fb_mode) == 0) {
578                 p = &fb_mode;
579                 debug("Using video mode from FDT\n");
580                 vm += strlen(vm);
581         }
582         if (p->name != NULL)
583                 debug("Trying compiled-in video modes\n");
584         while (p->name != NULL) {
585                 if (strcmp(p->name, vm) == 0) {
586                         debug("Using video mode: '%s'\n", p->name);
587                         vm += strlen(vm);
588                         break;
589                 }
590                 p++;
591         }
592         if (*vm != '\0')
593                 debug("Trying to decode video_mode: '%s'\n", vm);
594         while (*vm != '\0') {
595                 if (*vm >= '0' && *vm <= '9') {
596                         char *end;
597
598                         val = simple_strtoul(vm, &end, 0);
599                         if (end > vm) {
600                                 if (!xres_set) {
601                                         if (val > panel_info.vl_col)
602                                                 val = panel_info.vl_col;
603                                         p->xres = val;
604                                         xres_set = 1;
605                                 } else if (!yres_set) {
606                                         if (val > panel_info.vl_row)
607                                                 val = panel_info.vl_row;
608                                         p->yres = val;
609                                         yres_set = 1;
610                                 } else if (!bpp_set) {
611                                         switch (val) {
612                                         case 8:
613                                         case 16:
614                                         case 18:
615                                         case 24:
616                                                 color_depth = val;
617                                                 break;
618
619                                         default:
620                                                 printf("Invalid color depth: '%.*s' in video_mode; using default: '%u'\n",
621                                                         end - vm, vm, color_depth);
622                                         }
623                                         bpp_set = 1;
624                                 } else if (!refresh_set) {
625                                         refresh = val;
626                                         refresh_set = 1;
627                                 }
628                         }
629                         vm = end;
630                 }
631                 switch (*vm) {
632                 case '@':
633                         bpp_set = 1;
634                         /* fallthru */
635                 case '-':
636                         yres_set = 1;
637                         /* fallthru */
638                 case 'x':
639                         xres_set = 1;
640                         /* fallthru */
641                 case 'M':
642                 case 'R':
643                         vm++;
644                         break;
645
646                 default:
647                         if (*vm != '\0')
648                                 vm++;
649                 }
650         }
651         if (p->xres == 0 || p->yres == 0) {
652                 printf("Invalid video mode: %s\n", getenv("video_mode"));
653                 lcd_enabled = 0;
654                 printf("Supported video modes are:");
655                 for (p = &tx28_fb_modes[0]; p->name != NULL; p++) {
656                         printf(" %s", p->name);
657                 }
658                 printf("\n");
659                 return;
660         }
661         p->pixclock = KHZ2PICOS(refresh *
662                 (p->xres + p->left_margin + p->right_margin + p->hsync_len) *
663                 (p->yres + p->upper_margin + p->lower_margin + p->vsync_len) /
664                                 1000);
665         debug("Pixel clock set to %lu.%03lu MHz\n",
666                 PICOS2KHZ(p->pixclock) / 1000, PICOS2KHZ(p->pixclock) % 1000);
667
668         gpio_request_array(stk5_lcd_gpios, ARRAY_SIZE(stk5_lcd_gpios));
669         mxs_iomux_setup_multiple_pads(stk5_lcd_pads,
670                                 ARRAY_SIZE(stk5_lcd_pads));
671
672         debug("video format: %ux%u-%u@%u\n", p->xres, p->yres,
673                 color_depth, refresh);
674
675         if (karo_load_splashimage(0) == 0) {
676                 debug("Initializing LCD controller\n");
677                 mxsfb_init(p, PIX_FMT_RGB24, color_depth);
678                 video_hw_init(lcdbase);
679         } else {
680                 debug("Skipping initialization of LCD controller\n");
681         }
682 }
683 #else
684 #define lcd_enabled 0
685 #endif /* CONFIG_LCD */
686
687 static void stk5_board_init(void)
688 {
689         gpio_request_array(stk5_gpios, ARRAY_SIZE(stk5_gpios));
690         mxs_iomux_setup_multiple_pads(stk5_pads, ARRAY_SIZE(stk5_pads));
691 }
692
693 static void stk5v3_board_init(void)
694 {
695         stk5_board_init();
696 }
697
698 static void stk5v5_board_init(void)
699 {
700         stk5_board_init();
701
702         /* init flexcan transceiver enable GPIO */
703         gpio_request_one(MXS_GPIO_NR(0, 1), GPIOF_OUTPUT_INIT_HIGH,
704                         "Flexcan Transceiver");
705         mxs_iomux_setup_pad(MX28_PAD_LCD_D00__GPIO_1_0);
706 }
707
708 int board_late_init(void)
709 {
710         const char *baseboard;
711
712         karo_fdt_move_fdt();
713
714         baseboard = getenv("baseboard");
715         if (!baseboard)
716                 return 0;
717
718         if (strncmp(baseboard, "stk5", 4) == 0) {
719                 printf("Baseboard: %s\n", baseboard);
720                 if ((strlen(baseboard) == 4) ||
721                         strcmp(baseboard, "stk5-v3") == 0) {
722                         stk5v3_board_init();
723                 } else if (strcmp(baseboard, "stk5-v5") == 0) {
724                         const char *otg_mode = getenv("otg_mode");
725
726                         if (otg_mode && strcmp(otg_mode, "host") == 0) {
727                                 printf("otg_mode='%s' is incompatible with baseboard %s; setting to 'none'\n",
728                                         otg_mode, baseboard);
729                                 setenv("otg_mode", "none");
730                         }
731                         stk5v5_board_init();
732                 } else {
733                         printf("WARNING: Unsupported STK5 board rev.: %s\n",
734                                 baseboard + 4);
735                 }
736         } else {
737                 printf("WARNING: Unsupported baseboard: '%s'\n",
738                         baseboard);
739                 return -EINVAL;
740         }
741
742         return 0;
743 }
744
745 int checkboard(void)
746 {
747         printf("Board: Ka-Ro TX28-4%sxx\n", TX28_MOD_SUFFIX);
748         return 0;
749 }
750
751 #if defined(CONFIG_OF_BOARD_SETUP)
752 #ifdef CONFIG_FDT_FIXUP_PARTITIONS
753 #include <jffs2/jffs2.h>
754 #include <mtd_node.h>
755 struct node_info tx28_nand_nodes[] = {
756         { "gpmi-nand", MTD_DEV_TYPE_NAND, },
757 };
758 #else
759 #define fdt_fixup_mtdparts(b,n,c) do { } while (0)
760 #endif
761
762 static void tx28_fixup_flexcan(void *blob)
763 {
764         karo_fdt_del_prop(blob, "fsl,imx28-flexcan", 0x80032000, "transceiver-switch");
765         karo_fdt_del_prop(blob, "fsl,imx28-flexcan", 0x80034000, "transceiver-switch");
766 }
767
768 static void tx28_fixup_fec(void *blob)
769 {
770         karo_fdt_enable_node(blob, "ethernet1", 0);
771 }
772
773 void ft_board_setup(void *blob, bd_t *bd)
774 {
775         const char *baseboard = getenv("baseboard");
776
777 #ifdef CONFIG_TX28_S
778         /* TX28-41xx (aka TX28S) has no external RTC
779          * and no I2C GPIO extender
780          */
781         karo_fdt_remove_node(blob, "ds1339");
782         karo_fdt_remove_node(blob, "gpio5");
783 #endif
784         if (baseboard != NULL && strcmp(baseboard, "stk5-v5") == 0) {
785                 karo_fdt_remove_node(blob, "stk5led");
786         } else {
787                 tx28_fixup_flexcan(blob);
788                 tx28_fixup_fec(blob);
789         }
790
791         if (baseboard != NULL && strcmp(baseboard, "stk5-v3") == 0) {
792                 const char *otg_mode = getenv("otg_mode");
793
794                 if (otg_mode && (strcmp(otg_mode, "device") == 0 ||
795                                         strcmp(otg_mode, "gadget") == 0))
796                         karo_fdt_enable_node(blob, "can1", 0);
797         }
798
799         fdt_fixup_mtdparts(blob, tx28_nand_nodes, ARRAY_SIZE(tx28_nand_nodes));
800         fdt_fixup_ethernet(blob);
801
802         karo_fdt_fixup_touchpanel(blob);
803         karo_fdt_fixup_usb_otg(blob, "usbotg", "fsl,usbphy");
804         karo_fdt_update_fb_mode(blob, getenv("video_mode"));
805 }
806 #endif