]> git.kernelconcepts.de Git - karo-tx-linux.git/blob - drivers/gpu/drm/i915/intel_sdvo.c
drm/i915: properly handle interlaced bit for sdvo dtd conversion
[karo-tx-linux.git] / drivers / gpu / drm / i915 / intel_sdvo.c
1 /*
2  * Copyright 2006 Dave Airlie <airlied@linux.ie>
3  * Copyright © 2006-2007 Intel Corporation
4  *   Jesse Barnes <jesse.barnes@intel.com>
5  *
6  * Permission is hereby granted, free of charge, to any person obtaining a
7  * copy of this software and associated documentation files (the "Software"),
8  * to deal in the Software without restriction, including without limitation
9  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10  * and/or sell copies of the Software, and to permit persons to whom the
11  * Software is furnished to do so, subject to the following conditions:
12  *
13  * The above copyright notice and this permission notice (including the next
14  * paragraph) shall be included in all copies or substantial portions of the
15  * Software.
16  *
17  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
20  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
23  * DEALINGS IN THE SOFTWARE.
24  *
25  * Authors:
26  *      Eric Anholt <eric@anholt.net>
27  */
28 #include <linux/i2c.h>
29 #include <linux/slab.h>
30 #include <linux/delay.h>
31 #include <linux/export.h>
32 #include "drmP.h"
33 #include "drm.h"
34 #include "drm_crtc.h"
35 #include "drm_edid.h"
36 #include "intel_drv.h"
37 #include "i915_drm.h"
38 #include "i915_drv.h"
39 #include "intel_sdvo_regs.h"
40
41 #define SDVO_TMDS_MASK (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_TMDS1)
42 #define SDVO_RGB_MASK  (SDVO_OUTPUT_RGB0 | SDVO_OUTPUT_RGB1)
43 #define SDVO_LVDS_MASK (SDVO_OUTPUT_LVDS0 | SDVO_OUTPUT_LVDS1)
44 #define SDVO_TV_MASK   (SDVO_OUTPUT_CVBS0 | SDVO_OUTPUT_SVID0 | SDVO_OUTPUT_YPRPB0)
45
46 #define SDVO_OUTPUT_MASK (SDVO_TMDS_MASK | SDVO_RGB_MASK | SDVO_LVDS_MASK |\
47                         SDVO_TV_MASK)
48
49 #define IS_TV(c)        (c->output_flag & SDVO_TV_MASK)
50 #define IS_TMDS(c)      (c->output_flag & SDVO_TMDS_MASK)
51 #define IS_LVDS(c)      (c->output_flag & SDVO_LVDS_MASK)
52 #define IS_TV_OR_LVDS(c) (c->output_flag & (SDVO_TV_MASK | SDVO_LVDS_MASK))
53 #define IS_DIGITAL(c) (c->output_flag & (SDVO_TMDS_MASK | SDVO_LVDS_MASK))
54
55
56 static const char *tv_format_names[] = {
57         "NTSC_M"   , "NTSC_J"  , "NTSC_443",
58         "PAL_B"    , "PAL_D"   , "PAL_G"   ,
59         "PAL_H"    , "PAL_I"   , "PAL_M"   ,
60         "PAL_N"    , "PAL_NC"  , "PAL_60"  ,
61         "SECAM_B"  , "SECAM_D" , "SECAM_G" ,
62         "SECAM_K"  , "SECAM_K1", "SECAM_L" ,
63         "SECAM_60"
64 };
65
66 #define TV_FORMAT_NUM  (sizeof(tv_format_names) / sizeof(*tv_format_names))
67
68 struct intel_sdvo {
69         struct intel_encoder base;
70
71         struct i2c_adapter *i2c;
72         u8 slave_addr;
73
74         struct i2c_adapter ddc;
75
76         /* Register for the SDVO device: SDVOB or SDVOC */
77         uint32_t sdvo_reg;
78
79         /* Active outputs controlled by this SDVO output */
80         uint16_t controlled_output;
81
82         /*
83          * Capabilities of the SDVO device returned by
84          * i830_sdvo_get_capabilities()
85          */
86         struct intel_sdvo_caps caps;
87
88         /* Pixel clock limitations reported by the SDVO device, in kHz */
89         int pixel_clock_min, pixel_clock_max;
90
91         /*
92         * For multiple function SDVO device,
93         * this is for current attached outputs.
94         */
95         uint16_t attached_output;
96
97         /*
98          * Hotplug activation bits for this device
99          */
100         uint8_t hotplug_active[2];
101
102         /**
103          * This is used to select the color range of RBG outputs in HDMI mode.
104          * It is only valid when using TMDS encoding and 8 bit per color mode.
105          */
106         uint32_t color_range;
107
108         /**
109          * This is set if we're going to treat the device as TV-out.
110          *
111          * While we have these nice friendly flags for output types that ought
112          * to decide this for us, the S-Video output on our HDMI+S-Video card
113          * shows up as RGB1 (VGA).
114          */
115         bool is_tv;
116
117         /* On different gens SDVOB is at different places. */
118         bool is_sdvob;
119
120         /* This is for current tv format name */
121         int tv_format_index;
122
123         /**
124          * This is set if we treat the device as HDMI, instead of DVI.
125          */
126         bool is_hdmi;
127         bool has_hdmi_monitor;
128         bool has_hdmi_audio;
129
130         /**
131          * This is set if we detect output of sdvo device as LVDS and
132          * have a valid fixed mode to use with the panel.
133          */
134         bool is_lvds;
135
136         /**
137          * This is sdvo fixed pannel mode pointer
138          */
139         struct drm_display_mode *sdvo_lvds_fixed_mode;
140
141         /* DDC bus used by this SDVO encoder */
142         uint8_t ddc_bus;
143
144         /* Input timings for adjusted_mode */
145         struct intel_sdvo_dtd input_dtd;
146 };
147
148 struct intel_sdvo_connector {
149         struct intel_connector base;
150
151         /* Mark the type of connector */
152         uint16_t output_flag;
153
154         enum hdmi_force_audio force_audio;
155
156         /* This contains all current supported TV format */
157         u8 tv_format_supported[TV_FORMAT_NUM];
158         int   format_supported_num;
159         struct drm_property *tv_format;
160
161         /* add the property for the SDVO-TV */
162         struct drm_property *left;
163         struct drm_property *right;
164         struct drm_property *top;
165         struct drm_property *bottom;
166         struct drm_property *hpos;
167         struct drm_property *vpos;
168         struct drm_property *contrast;
169         struct drm_property *saturation;
170         struct drm_property *hue;
171         struct drm_property *sharpness;
172         struct drm_property *flicker_filter;
173         struct drm_property *flicker_filter_adaptive;
174         struct drm_property *flicker_filter_2d;
175         struct drm_property *tv_chroma_filter;
176         struct drm_property *tv_luma_filter;
177         struct drm_property *dot_crawl;
178
179         /* add the property for the SDVO-TV/LVDS */
180         struct drm_property *brightness;
181
182         /* Add variable to record current setting for the above property */
183         u32     left_margin, right_margin, top_margin, bottom_margin;
184
185         /* this is to get the range of margin.*/
186         u32     max_hscan,  max_vscan;
187         u32     max_hpos, cur_hpos;
188         u32     max_vpos, cur_vpos;
189         u32     cur_brightness, max_brightness;
190         u32     cur_contrast,   max_contrast;
191         u32     cur_saturation, max_saturation;
192         u32     cur_hue,        max_hue;
193         u32     cur_sharpness,  max_sharpness;
194         u32     cur_flicker_filter,             max_flicker_filter;
195         u32     cur_flicker_filter_adaptive,    max_flicker_filter_adaptive;
196         u32     cur_flicker_filter_2d,          max_flicker_filter_2d;
197         u32     cur_tv_chroma_filter,   max_tv_chroma_filter;
198         u32     cur_tv_luma_filter,     max_tv_luma_filter;
199         u32     cur_dot_crawl,  max_dot_crawl;
200 };
201
202 static struct intel_sdvo *to_intel_sdvo(struct drm_encoder *encoder)
203 {
204         return container_of(encoder, struct intel_sdvo, base.base);
205 }
206
207 static struct intel_sdvo *intel_attached_sdvo(struct drm_connector *connector)
208 {
209         return container_of(intel_attached_encoder(connector),
210                             struct intel_sdvo, base);
211 }
212
213 static struct intel_sdvo_connector *to_intel_sdvo_connector(struct drm_connector *connector)
214 {
215         return container_of(to_intel_connector(connector), struct intel_sdvo_connector, base);
216 }
217
218 static bool
219 intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo, uint16_t flags);
220 static bool
221 intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo,
222                               struct intel_sdvo_connector *intel_sdvo_connector,
223                               int type);
224 static bool
225 intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo,
226                                    struct intel_sdvo_connector *intel_sdvo_connector);
227
228 /**
229  * Writes the SDVOB or SDVOC with the given value, but always writes both
230  * SDVOB and SDVOC to work around apparent hardware issues (according to
231  * comments in the BIOS).
232  */
233 static void intel_sdvo_write_sdvox(struct intel_sdvo *intel_sdvo, u32 val)
234 {
235         struct drm_device *dev = intel_sdvo->base.base.dev;
236         struct drm_i915_private *dev_priv = dev->dev_private;
237         u32 bval = val, cval = val;
238         int i;
239
240         if (intel_sdvo->sdvo_reg == PCH_SDVOB) {
241                 I915_WRITE(intel_sdvo->sdvo_reg, val);
242                 I915_READ(intel_sdvo->sdvo_reg);
243                 return;
244         }
245
246         if (intel_sdvo->sdvo_reg == SDVOB) {
247                 cval = I915_READ(SDVOC);
248         } else {
249                 bval = I915_READ(SDVOB);
250         }
251         /*
252          * Write the registers twice for luck. Sometimes,
253          * writing them only once doesn't appear to 'stick'.
254          * The BIOS does this too. Yay, magic
255          */
256         for (i = 0; i < 2; i++)
257         {
258                 I915_WRITE(SDVOB, bval);
259                 I915_READ(SDVOB);
260                 I915_WRITE(SDVOC, cval);
261                 I915_READ(SDVOC);
262         }
263 }
264
265 static bool intel_sdvo_read_byte(struct intel_sdvo *intel_sdvo, u8 addr, u8 *ch)
266 {
267         struct i2c_msg msgs[] = {
268                 {
269                         .addr = intel_sdvo->slave_addr,
270                         .flags = 0,
271                         .len = 1,
272                         .buf = &addr,
273                 },
274                 {
275                         .addr = intel_sdvo->slave_addr,
276                         .flags = I2C_M_RD,
277                         .len = 1,
278                         .buf = ch,
279                 }
280         };
281         int ret;
282
283         if ((ret = i2c_transfer(intel_sdvo->i2c, msgs, 2)) == 2)
284                 return true;
285
286         DRM_DEBUG_KMS("i2c transfer returned %d\n", ret);
287         return false;
288 }
289
290 #define SDVO_CMD_NAME_ENTRY(cmd) {cmd, #cmd}
291 /** Mapping of command numbers to names, for debug output */
292 static const struct _sdvo_cmd_name {
293         u8 cmd;
294         const char *name;
295 } sdvo_cmd_names[] = {
296         SDVO_CMD_NAME_ENTRY(SDVO_CMD_RESET),
297         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DEVICE_CAPS),
298         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FIRMWARE_REV),
299         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TRAINED_INPUTS),
300         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_OUTPUTS),
301         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_OUTPUTS),
302         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_IN_OUT_MAP),
303         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_IN_OUT_MAP),
304         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ATTACHED_DISPLAYS),
305         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HOT_PLUG_SUPPORT),
306         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_HOT_PLUG),
307         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_HOT_PLUG),
308         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INTERRUPT_EVENT_SOURCE),
309         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_INPUT),
310         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_OUTPUT),
311         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART1),
312         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART2),
313         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1),
314         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART2),
315         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1),
316         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART1),
317         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART2),
318         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART1),
319         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART2),
320         SDVO_CMD_NAME_ENTRY(SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING),
321         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1),
322         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2),
323         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE),
324         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_PIXEL_CLOCK_RANGE),
325         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_CLOCK_RATE_MULTS),
326         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CLOCK_RATE_MULT),
327         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CLOCK_RATE_MULT),
328         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_TV_FORMATS),
329         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_FORMAT),
330         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_FORMAT),
331         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_POWER_STATES),
332         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_POWER_STATE),
333         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODER_POWER_STATE),
334         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DISPLAY_POWER_STATE),
335         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTROL_BUS_SWITCH),
336         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT),
337         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SCALED_HDTV_RESOLUTION_SUPPORT),
338         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS),
339
340         /* Add the op code for SDVO enhancements */
341         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HPOS),
342         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HPOS),
343         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HPOS),
344         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_VPOS),
345         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_VPOS),
346         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_VPOS),
347         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SATURATION),
348         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SATURATION),
349         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SATURATION),
350         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HUE),
351         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HUE),
352         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HUE),
353         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_CONTRAST),
354         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CONTRAST),
355         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTRAST),
356         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_BRIGHTNESS),
357         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_BRIGHTNESS),
358         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_BRIGHTNESS),
359         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_H),
360         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_H),
361         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_H),
362         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_V),
363         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_V),
364         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_V),
365         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER),
366         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER),
367         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER),
368         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_ADAPTIVE),
369         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_ADAPTIVE),
370         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_ADAPTIVE),
371         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_2D),
372         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_2D),
373         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_2D),
374         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SHARPNESS),
375         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SHARPNESS),
376         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SHARPNESS),
377         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DOT_CRAWL),
378         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DOT_CRAWL),
379         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_CHROMA_FILTER),
380         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_CHROMA_FILTER),
381         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_CHROMA_FILTER),
382         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_LUMA_FILTER),
383         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_LUMA_FILTER),
384         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_LUMA_FILTER),
385
386         /* HDMI op code */
387         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPP_ENCODE),
388         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ENCODE),
389         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODE),
390         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_PIXEL_REPLI),
391         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PIXEL_REPLI),
392         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY_CAP),
393         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_COLORIMETRY),
394         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY),
395         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_ENCRYPT_PREFER),
396         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_AUDIO_STAT),
397         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_STAT),
398         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INDEX),
399         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_INDEX),
400         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INFO),
401         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_AV_SPLIT),
402         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_AV_SPLIT),
403         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_TXRATE),
404         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_TXRATE),
405         SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_DATA),
406         SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_DATA),
407 };
408
409 #define SDVO_NAME(svdo) ((svdo)->is_sdvob ? "SDVOB" : "SDVOC")
410
411 static void intel_sdvo_debug_write(struct intel_sdvo *intel_sdvo, u8 cmd,
412                                    const void *args, int args_len)
413 {
414         int i;
415
416         DRM_DEBUG_KMS("%s: W: %02X ",
417                                 SDVO_NAME(intel_sdvo), cmd);
418         for (i = 0; i < args_len; i++)
419                 DRM_LOG_KMS("%02X ", ((u8 *)args)[i]);
420         for (; i < 8; i++)
421                 DRM_LOG_KMS("   ");
422         for (i = 0; i < ARRAY_SIZE(sdvo_cmd_names); i++) {
423                 if (cmd == sdvo_cmd_names[i].cmd) {
424                         DRM_LOG_KMS("(%s)", sdvo_cmd_names[i].name);
425                         break;
426                 }
427         }
428         if (i == ARRAY_SIZE(sdvo_cmd_names))
429                 DRM_LOG_KMS("(%02X)", cmd);
430         DRM_LOG_KMS("\n");
431 }
432
433 static const char *cmd_status_names[] = {
434         "Power on",
435         "Success",
436         "Not supported",
437         "Invalid arg",
438         "Pending",
439         "Target not specified",
440         "Scaling not supported"
441 };
442
443 static bool intel_sdvo_write_cmd(struct intel_sdvo *intel_sdvo, u8 cmd,
444                                  const void *args, int args_len)
445 {
446         u8 *buf, status;
447         struct i2c_msg *msgs;
448         int i, ret = true;
449
450         buf = (u8 *)kzalloc(args_len * 2 + 2, GFP_KERNEL);
451         if (!buf)
452                 return false;
453
454         msgs = kcalloc(args_len + 3, sizeof(*msgs), GFP_KERNEL);
455         if (!msgs)
456                 return false;
457
458         intel_sdvo_debug_write(intel_sdvo, cmd, args, args_len);
459
460         for (i = 0; i < args_len; i++) {
461                 msgs[i].addr = intel_sdvo->slave_addr;
462                 msgs[i].flags = 0;
463                 msgs[i].len = 2;
464                 msgs[i].buf = buf + 2 *i;
465                 buf[2*i + 0] = SDVO_I2C_ARG_0 - i;
466                 buf[2*i + 1] = ((u8*)args)[i];
467         }
468         msgs[i].addr = intel_sdvo->slave_addr;
469         msgs[i].flags = 0;
470         msgs[i].len = 2;
471         msgs[i].buf = buf + 2*i;
472         buf[2*i + 0] = SDVO_I2C_OPCODE;
473         buf[2*i + 1] = cmd;
474
475         /* the following two are to read the response */
476         status = SDVO_I2C_CMD_STATUS;
477         msgs[i+1].addr = intel_sdvo->slave_addr;
478         msgs[i+1].flags = 0;
479         msgs[i+1].len = 1;
480         msgs[i+1].buf = &status;
481
482         msgs[i+2].addr = intel_sdvo->slave_addr;
483         msgs[i+2].flags = I2C_M_RD;
484         msgs[i+2].len = 1;
485         msgs[i+2].buf = &status;
486
487         ret = i2c_transfer(intel_sdvo->i2c, msgs, i+3);
488         if (ret < 0) {
489                 DRM_DEBUG_KMS("I2c transfer returned %d\n", ret);
490                 ret = false;
491                 goto out;
492         }
493         if (ret != i+3) {
494                 /* failure in I2C transfer */
495                 DRM_DEBUG_KMS("I2c transfer returned %d/%d\n", ret, i+3);
496                 ret = false;
497         }
498
499 out:
500         kfree(msgs);
501         kfree(buf);
502         return ret;
503 }
504
505 static bool intel_sdvo_read_response(struct intel_sdvo *intel_sdvo,
506                                      void *response, int response_len)
507 {
508         u8 retry = 5;
509         u8 status;
510         int i;
511
512         DRM_DEBUG_KMS("%s: R: ", SDVO_NAME(intel_sdvo));
513
514         /*
515          * The documentation states that all commands will be
516          * processed within 15µs, and that we need only poll
517          * the status byte a maximum of 3 times in order for the
518          * command to be complete.
519          *
520          * Check 5 times in case the hardware failed to read the docs.
521          */
522         if (!intel_sdvo_read_byte(intel_sdvo,
523                                   SDVO_I2C_CMD_STATUS,
524                                   &status))
525                 goto log_fail;
526
527         while (status == SDVO_CMD_STATUS_PENDING && retry--) {
528                 udelay(15);
529                 if (!intel_sdvo_read_byte(intel_sdvo,
530                                           SDVO_I2C_CMD_STATUS,
531                                           &status))
532                         goto log_fail;
533         }
534
535         if (status <= SDVO_CMD_STATUS_SCALING_NOT_SUPP)
536                 DRM_LOG_KMS("(%s)", cmd_status_names[status]);
537         else
538                 DRM_LOG_KMS("(??? %d)", status);
539
540         if (status != SDVO_CMD_STATUS_SUCCESS)
541                 goto log_fail;
542
543         /* Read the command response */
544         for (i = 0; i < response_len; i++) {
545                 if (!intel_sdvo_read_byte(intel_sdvo,
546                                           SDVO_I2C_RETURN_0 + i,
547                                           &((u8 *)response)[i]))
548                         goto log_fail;
549                 DRM_LOG_KMS(" %02X", ((u8 *)response)[i]);
550         }
551         DRM_LOG_KMS("\n");
552         return true;
553
554 log_fail:
555         DRM_LOG_KMS("... failed\n");
556         return false;
557 }
558
559 static int intel_sdvo_get_pixel_multiplier(struct drm_display_mode *mode)
560 {
561         if (mode->clock >= 100000)
562                 return 1;
563         else if (mode->clock >= 50000)
564                 return 2;
565         else
566                 return 4;
567 }
568
569 static bool intel_sdvo_set_control_bus_switch(struct intel_sdvo *intel_sdvo,
570                                               u8 ddc_bus)
571 {
572         /* This must be the immediately preceding write before the i2c xfer */
573         return intel_sdvo_write_cmd(intel_sdvo,
574                                     SDVO_CMD_SET_CONTROL_BUS_SWITCH,
575                                     &ddc_bus, 1);
576 }
577
578 static bool intel_sdvo_set_value(struct intel_sdvo *intel_sdvo, u8 cmd, const void *data, int len)
579 {
580         if (!intel_sdvo_write_cmd(intel_sdvo, cmd, data, len))
581                 return false;
582
583         return intel_sdvo_read_response(intel_sdvo, NULL, 0);
584 }
585
586 static bool
587 intel_sdvo_get_value(struct intel_sdvo *intel_sdvo, u8 cmd, void *value, int len)
588 {
589         if (!intel_sdvo_write_cmd(intel_sdvo, cmd, NULL, 0))
590                 return false;
591
592         return intel_sdvo_read_response(intel_sdvo, value, len);
593 }
594
595 static bool intel_sdvo_set_target_input(struct intel_sdvo *intel_sdvo)
596 {
597         struct intel_sdvo_set_target_input_args targets = {0};
598         return intel_sdvo_set_value(intel_sdvo,
599                                     SDVO_CMD_SET_TARGET_INPUT,
600                                     &targets, sizeof(targets));
601 }
602
603 /**
604  * Return whether each input is trained.
605  *
606  * This function is making an assumption about the layout of the response,
607  * which should be checked against the docs.
608  */
609 static bool intel_sdvo_get_trained_inputs(struct intel_sdvo *intel_sdvo, bool *input_1, bool *input_2)
610 {
611         struct intel_sdvo_get_trained_inputs_response response;
612
613         BUILD_BUG_ON(sizeof(response) != 1);
614         if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_TRAINED_INPUTS,
615                                   &response, sizeof(response)))
616                 return false;
617
618         *input_1 = response.input0_trained;
619         *input_2 = response.input1_trained;
620         return true;
621 }
622
623 static bool intel_sdvo_set_active_outputs(struct intel_sdvo *intel_sdvo,
624                                           u16 outputs)
625 {
626         return intel_sdvo_set_value(intel_sdvo,
627                                     SDVO_CMD_SET_ACTIVE_OUTPUTS,
628                                     &outputs, sizeof(outputs));
629 }
630
631 static bool intel_sdvo_set_encoder_power_state(struct intel_sdvo *intel_sdvo,
632                                                int mode)
633 {
634         u8 state = SDVO_ENCODER_STATE_ON;
635
636         switch (mode) {
637         case DRM_MODE_DPMS_ON:
638                 state = SDVO_ENCODER_STATE_ON;
639                 break;
640         case DRM_MODE_DPMS_STANDBY:
641                 state = SDVO_ENCODER_STATE_STANDBY;
642                 break;
643         case DRM_MODE_DPMS_SUSPEND:
644                 state = SDVO_ENCODER_STATE_SUSPEND;
645                 break;
646         case DRM_MODE_DPMS_OFF:
647                 state = SDVO_ENCODER_STATE_OFF;
648                 break;
649         }
650
651         return intel_sdvo_set_value(intel_sdvo,
652                                     SDVO_CMD_SET_ENCODER_POWER_STATE, &state, sizeof(state));
653 }
654
655 static bool intel_sdvo_get_input_pixel_clock_range(struct intel_sdvo *intel_sdvo,
656                                                    int *clock_min,
657                                                    int *clock_max)
658 {
659         struct intel_sdvo_pixel_clock_range clocks;
660
661         BUILD_BUG_ON(sizeof(clocks) != 4);
662         if (!intel_sdvo_get_value(intel_sdvo,
663                                   SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE,
664                                   &clocks, sizeof(clocks)))
665                 return false;
666
667         /* Convert the values from units of 10 kHz to kHz. */
668         *clock_min = clocks.min * 10;
669         *clock_max = clocks.max * 10;
670         return true;
671 }
672
673 static bool intel_sdvo_set_target_output(struct intel_sdvo *intel_sdvo,
674                                          u16 outputs)
675 {
676         return intel_sdvo_set_value(intel_sdvo,
677                                     SDVO_CMD_SET_TARGET_OUTPUT,
678                                     &outputs, sizeof(outputs));
679 }
680
681 static bool intel_sdvo_set_timing(struct intel_sdvo *intel_sdvo, u8 cmd,
682                                   struct intel_sdvo_dtd *dtd)
683 {
684         return intel_sdvo_set_value(intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) &&
685                 intel_sdvo_set_value(intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2));
686 }
687
688 static bool intel_sdvo_set_input_timing(struct intel_sdvo *intel_sdvo,
689                                          struct intel_sdvo_dtd *dtd)
690 {
691         return intel_sdvo_set_timing(intel_sdvo,
692                                      SDVO_CMD_SET_INPUT_TIMINGS_PART1, dtd);
693 }
694
695 static bool intel_sdvo_set_output_timing(struct intel_sdvo *intel_sdvo,
696                                          struct intel_sdvo_dtd *dtd)
697 {
698         return intel_sdvo_set_timing(intel_sdvo,
699                                      SDVO_CMD_SET_OUTPUT_TIMINGS_PART1, dtd);
700 }
701
702 static bool
703 intel_sdvo_create_preferred_input_timing(struct intel_sdvo *intel_sdvo,
704                                          uint16_t clock,
705                                          uint16_t width,
706                                          uint16_t height)
707 {
708         struct intel_sdvo_preferred_input_timing_args args;
709
710         memset(&args, 0, sizeof(args));
711         args.clock = clock;
712         args.width = width;
713         args.height = height;
714         args.interlace = 0;
715
716         if (intel_sdvo->is_lvds &&
717            (intel_sdvo->sdvo_lvds_fixed_mode->hdisplay != width ||
718             intel_sdvo->sdvo_lvds_fixed_mode->vdisplay != height))
719                 args.scaled = 1;
720
721         return intel_sdvo_set_value(intel_sdvo,
722                                     SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING,
723                                     &args, sizeof(args));
724 }
725
726 static bool intel_sdvo_get_preferred_input_timing(struct intel_sdvo *intel_sdvo,
727                                                   struct intel_sdvo_dtd *dtd)
728 {
729         BUILD_BUG_ON(sizeof(dtd->part1) != 8);
730         BUILD_BUG_ON(sizeof(dtd->part2) != 8);
731         return intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1,
732                                     &dtd->part1, sizeof(dtd->part1)) &&
733                 intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2,
734                                      &dtd->part2, sizeof(dtd->part2));
735 }
736
737 static bool intel_sdvo_set_clock_rate_mult(struct intel_sdvo *intel_sdvo, u8 val)
738 {
739         return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_CLOCK_RATE_MULT, &val, 1);
740 }
741
742 static void intel_sdvo_get_dtd_from_mode(struct intel_sdvo_dtd *dtd,
743                                          const struct drm_display_mode *mode)
744 {
745         uint16_t width, height;
746         uint16_t h_blank_len, h_sync_len, v_blank_len, v_sync_len;
747         uint16_t h_sync_offset, v_sync_offset;
748         int mode_clock;
749
750         width = mode->hdisplay;
751         height = mode->vdisplay;
752
753         /* do some mode translations */
754         h_blank_len = mode->htotal - mode->hdisplay;
755         h_sync_len = mode->hsync_end - mode->hsync_start;
756
757         v_blank_len = mode->vtotal - mode->vdisplay;
758         v_sync_len = mode->vsync_end - mode->vsync_start;
759
760         h_sync_offset = mode->hsync_start - mode->hdisplay;
761         v_sync_offset = mode->vsync_start - mode->vdisplay;
762
763         mode_clock = mode->clock;
764         mode_clock /= intel_mode_get_pixel_multiplier(mode) ?: 1;
765         mode_clock /= 10;
766         dtd->part1.clock = mode_clock;
767
768         dtd->part1.h_active = width & 0xff;
769         dtd->part1.h_blank = h_blank_len & 0xff;
770         dtd->part1.h_high = (((width >> 8) & 0xf) << 4) |
771                 ((h_blank_len >> 8) & 0xf);
772         dtd->part1.v_active = height & 0xff;
773         dtd->part1.v_blank = v_blank_len & 0xff;
774         dtd->part1.v_high = (((height >> 8) & 0xf) << 4) |
775                 ((v_blank_len >> 8) & 0xf);
776
777         dtd->part2.h_sync_off = h_sync_offset & 0xff;
778         dtd->part2.h_sync_width = h_sync_len & 0xff;
779         dtd->part2.v_sync_off_width = (v_sync_offset & 0xf) << 4 |
780                 (v_sync_len & 0xf);
781         dtd->part2.sync_off_width_high = ((h_sync_offset & 0x300) >> 2) |
782                 ((h_sync_len & 0x300) >> 4) | ((v_sync_offset & 0x30) >> 2) |
783                 ((v_sync_len & 0x30) >> 4);
784
785         dtd->part2.dtd_flags = 0x18;
786         if (mode->flags & DRM_MODE_FLAG_INTERLACE)
787                 dtd->part2.dtd_flags |= DTD_FLAG_INTERLACE;
788         if (mode->flags & DRM_MODE_FLAG_PHSYNC)
789                 dtd->part2.dtd_flags |= DTD_FLAG_HSYNC_POSITIVE;
790         if (mode->flags & DRM_MODE_FLAG_PVSYNC)
791                 dtd->part2.dtd_flags |= DTD_FLAG_VSYNC_POSITIVE;
792
793         dtd->part2.sdvo_flags = 0;
794         dtd->part2.v_sync_off_high = v_sync_offset & 0xc0;
795         dtd->part2.reserved = 0;
796 }
797
798 static void intel_sdvo_get_mode_from_dtd(struct drm_display_mode * mode,
799                                          const struct intel_sdvo_dtd *dtd)
800 {
801         mode->hdisplay = dtd->part1.h_active;
802         mode->hdisplay += ((dtd->part1.h_high >> 4) & 0x0f) << 8;
803         mode->hsync_start = mode->hdisplay + dtd->part2.h_sync_off;
804         mode->hsync_start += (dtd->part2.sync_off_width_high & 0xc0) << 2;
805         mode->hsync_end = mode->hsync_start + dtd->part2.h_sync_width;
806         mode->hsync_end += (dtd->part2.sync_off_width_high & 0x30) << 4;
807         mode->htotal = mode->hdisplay + dtd->part1.h_blank;
808         mode->htotal += (dtd->part1.h_high & 0xf) << 8;
809
810         mode->vdisplay = dtd->part1.v_active;
811         mode->vdisplay += ((dtd->part1.v_high >> 4) & 0x0f) << 8;
812         mode->vsync_start = mode->vdisplay;
813         mode->vsync_start += (dtd->part2.v_sync_off_width >> 4) & 0xf;
814         mode->vsync_start += (dtd->part2.sync_off_width_high & 0x0c) << 2;
815         mode->vsync_start += dtd->part2.v_sync_off_high & 0xc0;
816         mode->vsync_end = mode->vsync_start +
817                 (dtd->part2.v_sync_off_width & 0xf);
818         mode->vsync_end += (dtd->part2.sync_off_width_high & 0x3) << 4;
819         mode->vtotal = mode->vdisplay + dtd->part1.v_blank;
820         mode->vtotal += (dtd->part1.v_high & 0xf) << 8;
821
822         mode->clock = dtd->part1.clock * 10;
823
824         mode->flags &= ~(DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC);
825         if (dtd->part2.dtd_flags & DTD_FLAG_INTERLACE)
826                 mode->flags |= DRM_MODE_FLAG_INTERLACE;
827         if (dtd->part2.dtd_flags & DTD_FLAG_HSYNC_POSITIVE)
828                 mode->flags |= DRM_MODE_FLAG_PHSYNC;
829         if (dtd->part2.dtd_flags & DTD_FLAG_VSYNC_POSITIVE)
830                 mode->flags |= DRM_MODE_FLAG_PVSYNC;
831 }
832
833 static bool intel_sdvo_check_supp_encode(struct intel_sdvo *intel_sdvo)
834 {
835         struct intel_sdvo_encode encode;
836
837         BUILD_BUG_ON(sizeof(encode) != 2);
838         return intel_sdvo_get_value(intel_sdvo,
839                                   SDVO_CMD_GET_SUPP_ENCODE,
840                                   &encode, sizeof(encode));
841 }
842
843 static bool intel_sdvo_set_encode(struct intel_sdvo *intel_sdvo,
844                                   uint8_t mode)
845 {
846         return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_ENCODE, &mode, 1);
847 }
848
849 static bool intel_sdvo_set_colorimetry(struct intel_sdvo *intel_sdvo,
850                                        uint8_t mode)
851 {
852         return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_COLORIMETRY, &mode, 1);
853 }
854
855 #if 0
856 static void intel_sdvo_dump_hdmi_buf(struct intel_sdvo *intel_sdvo)
857 {
858         int i, j;
859         uint8_t set_buf_index[2];
860         uint8_t av_split;
861         uint8_t buf_size;
862         uint8_t buf[48];
863         uint8_t *pos;
864
865         intel_sdvo_get_value(encoder, SDVO_CMD_GET_HBUF_AV_SPLIT, &av_split, 1);
866
867         for (i = 0; i <= av_split; i++) {
868                 set_buf_index[0] = i; set_buf_index[1] = 0;
869                 intel_sdvo_write_cmd(encoder, SDVO_CMD_SET_HBUF_INDEX,
870                                      set_buf_index, 2);
871                 intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_INFO, NULL, 0);
872                 intel_sdvo_read_response(encoder, &buf_size, 1);
873
874                 pos = buf;
875                 for (j = 0; j <= buf_size; j += 8) {
876                         intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_DATA,
877                                              NULL, 0);
878                         intel_sdvo_read_response(encoder, pos, 8);
879                         pos += 8;
880                 }
881         }
882 }
883 #endif
884
885 static bool intel_sdvo_set_avi_infoframe(struct intel_sdvo *intel_sdvo)
886 {
887         struct dip_infoframe avi_if = {
888                 .type = DIP_TYPE_AVI,
889                 .ver = DIP_VERSION_AVI,
890                 .len = DIP_LEN_AVI,
891         };
892         uint8_t tx_rate = SDVO_HBUF_TX_VSYNC;
893         uint8_t set_buf_index[2] = { 1, 0 };
894         uint8_t sdvo_data[4 + sizeof(avi_if.body.avi)];
895         uint64_t *data = (uint64_t *)sdvo_data;
896         unsigned i;
897
898         intel_dip_infoframe_csum(&avi_if);
899
900         /* sdvo spec says that the ecc is handled by the hw, and it looks like
901          * we must not send the ecc field, either. */
902         memcpy(sdvo_data, &avi_if, 3);
903         sdvo_data[3] = avi_if.checksum;
904         memcpy(&sdvo_data[4], &avi_if.body, sizeof(avi_if.body.avi));
905
906         if (!intel_sdvo_set_value(intel_sdvo,
907                                   SDVO_CMD_SET_HBUF_INDEX,
908                                   set_buf_index, 2))
909                 return false;
910
911         for (i = 0; i < sizeof(sdvo_data); i += 8) {
912                 if (!intel_sdvo_set_value(intel_sdvo,
913                                           SDVO_CMD_SET_HBUF_DATA,
914                                           data, 8))
915                         return false;
916                 data++;
917         }
918
919         return intel_sdvo_set_value(intel_sdvo,
920                                     SDVO_CMD_SET_HBUF_TXRATE,
921                                     &tx_rate, 1);
922 }
923
924 static bool intel_sdvo_set_tv_format(struct intel_sdvo *intel_sdvo)
925 {
926         struct intel_sdvo_tv_format format;
927         uint32_t format_map;
928
929         format_map = 1 << intel_sdvo->tv_format_index;
930         memset(&format, 0, sizeof(format));
931         memcpy(&format, &format_map, min(sizeof(format), sizeof(format_map)));
932
933         BUILD_BUG_ON(sizeof(format) != 6);
934         return intel_sdvo_set_value(intel_sdvo,
935                                     SDVO_CMD_SET_TV_FORMAT,
936                                     &format, sizeof(format));
937 }
938
939 static bool
940 intel_sdvo_set_output_timings_from_mode(struct intel_sdvo *intel_sdvo,
941                                         struct drm_display_mode *mode)
942 {
943         struct intel_sdvo_dtd output_dtd;
944
945         if (!intel_sdvo_set_target_output(intel_sdvo,
946                                           intel_sdvo->attached_output))
947                 return false;
948
949         intel_sdvo_get_dtd_from_mode(&output_dtd, mode);
950         if (!intel_sdvo_set_output_timing(intel_sdvo, &output_dtd))
951                 return false;
952
953         return true;
954 }
955
956 static bool
957 intel_sdvo_set_input_timings_for_mode(struct intel_sdvo *intel_sdvo,
958                                         struct drm_display_mode *mode,
959                                         struct drm_display_mode *adjusted_mode)
960 {
961         /* Reset the input timing to the screen. Assume always input 0. */
962         if (!intel_sdvo_set_target_input(intel_sdvo))
963                 return false;
964
965         if (!intel_sdvo_create_preferred_input_timing(intel_sdvo,
966                                                       mode->clock / 10,
967                                                       mode->hdisplay,
968                                                       mode->vdisplay))
969                 return false;
970
971         if (!intel_sdvo_get_preferred_input_timing(intel_sdvo,
972                                                    &intel_sdvo->input_dtd))
973                 return false;
974
975         intel_sdvo_get_mode_from_dtd(adjusted_mode, &intel_sdvo->input_dtd);
976
977         return true;
978 }
979
980 static bool intel_sdvo_mode_fixup(struct drm_encoder *encoder,
981                                   struct drm_display_mode *mode,
982                                   struct drm_display_mode *adjusted_mode)
983 {
984         struct intel_sdvo *intel_sdvo = to_intel_sdvo(encoder);
985         int multiplier;
986
987         /* We need to construct preferred input timings based on our
988          * output timings.  To do that, we have to set the output
989          * timings, even though this isn't really the right place in
990          * the sequence to do it. Oh well.
991          */
992         if (intel_sdvo->is_tv) {
993                 if (!intel_sdvo_set_output_timings_from_mode(intel_sdvo, mode))
994                         return false;
995
996                 (void) intel_sdvo_set_input_timings_for_mode(intel_sdvo,
997                                                              mode,
998                                                              adjusted_mode);
999         } else if (intel_sdvo->is_lvds) {
1000                 if (!intel_sdvo_set_output_timings_from_mode(intel_sdvo,
1001                                                              intel_sdvo->sdvo_lvds_fixed_mode))
1002                         return false;
1003
1004                 (void) intel_sdvo_set_input_timings_for_mode(intel_sdvo,
1005                                                              mode,
1006                                                              adjusted_mode);
1007         }
1008
1009         /* Make the CRTC code factor in the SDVO pixel multiplier.  The
1010          * SDVO device will factor out the multiplier during mode_set.
1011          */
1012         multiplier = intel_sdvo_get_pixel_multiplier(adjusted_mode);
1013         intel_mode_set_pixel_multiplier(adjusted_mode, multiplier);
1014
1015         return true;
1016 }
1017
1018 static void intel_sdvo_mode_set(struct drm_encoder *encoder,
1019                                 struct drm_display_mode *mode,
1020                                 struct drm_display_mode *adjusted_mode)
1021 {
1022         struct drm_device *dev = encoder->dev;
1023         struct drm_i915_private *dev_priv = dev->dev_private;
1024         struct drm_crtc *crtc = encoder->crtc;
1025         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1026         struct intel_sdvo *intel_sdvo = to_intel_sdvo(encoder);
1027         u32 sdvox;
1028         struct intel_sdvo_in_out_map in_out;
1029         struct intel_sdvo_dtd input_dtd, output_dtd;
1030         int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
1031         int rate;
1032
1033         if (!mode)
1034                 return;
1035
1036         /* First, set the input mapping for the first input to our controlled
1037          * output. This is only correct if we're a single-input device, in
1038          * which case the first input is the output from the appropriate SDVO
1039          * channel on the motherboard.  In a two-input device, the first input
1040          * will be SDVOB and the second SDVOC.
1041          */
1042         in_out.in0 = intel_sdvo->attached_output;
1043         in_out.in1 = 0;
1044
1045         intel_sdvo_set_value(intel_sdvo,
1046                              SDVO_CMD_SET_IN_OUT_MAP,
1047                              &in_out, sizeof(in_out));
1048
1049         /* Set the output timings to the screen */
1050         if (!intel_sdvo_set_target_output(intel_sdvo,
1051                                           intel_sdvo->attached_output))
1052                 return;
1053
1054         /* lvds has a special fixed output timing. */
1055         if (intel_sdvo->is_lvds)
1056                 intel_sdvo_get_dtd_from_mode(&output_dtd,
1057                                              intel_sdvo->sdvo_lvds_fixed_mode);
1058         else
1059                 intel_sdvo_get_dtd_from_mode(&output_dtd, mode);
1060         (void) intel_sdvo_set_output_timing(intel_sdvo, &output_dtd);
1061
1062         /* Set the input timing to the screen. Assume always input 0. */
1063         if (!intel_sdvo_set_target_input(intel_sdvo))
1064                 return;
1065
1066         if (intel_sdvo->has_hdmi_monitor) {
1067                 intel_sdvo_set_encode(intel_sdvo, SDVO_ENCODE_HDMI);
1068                 intel_sdvo_set_colorimetry(intel_sdvo,
1069                                            SDVO_COLORIMETRY_RGB256);
1070                 intel_sdvo_set_avi_infoframe(intel_sdvo);
1071         } else
1072                 intel_sdvo_set_encode(intel_sdvo, SDVO_ENCODE_DVI);
1073
1074         if (intel_sdvo->is_tv &&
1075             !intel_sdvo_set_tv_format(intel_sdvo))
1076                 return;
1077
1078         /* We have tried to get input timing in mode_fixup, and filled into
1079          * adjusted_mode.
1080          */
1081         intel_sdvo_get_dtd_from_mode(&input_dtd, adjusted_mode);
1082         (void) intel_sdvo_set_input_timing(intel_sdvo, &input_dtd);
1083
1084         switch (pixel_multiplier) {
1085         default:
1086         case 1: rate = SDVO_CLOCK_RATE_MULT_1X; break;
1087         case 2: rate = SDVO_CLOCK_RATE_MULT_2X; break;
1088         case 4: rate = SDVO_CLOCK_RATE_MULT_4X; break;
1089         }
1090         if (!intel_sdvo_set_clock_rate_mult(intel_sdvo, rate))
1091                 return;
1092
1093         /* Set the SDVO control regs. */
1094         if (INTEL_INFO(dev)->gen >= 4) {
1095                 /* The real mode polarity is set by the SDVO commands, using
1096                  * struct intel_sdvo_dtd. */
1097                 sdvox = SDVO_VSYNC_ACTIVE_HIGH | SDVO_HSYNC_ACTIVE_HIGH;
1098                 if (intel_sdvo->is_hdmi)
1099                         sdvox |= intel_sdvo->color_range;
1100                 if (INTEL_INFO(dev)->gen < 5)
1101                         sdvox |= SDVO_BORDER_ENABLE;
1102         } else {
1103                 sdvox = I915_READ(intel_sdvo->sdvo_reg);
1104                 switch (intel_sdvo->sdvo_reg) {
1105                 case SDVOB:
1106                         sdvox &= SDVOB_PRESERVE_MASK;
1107                         break;
1108                 case SDVOC:
1109                         sdvox &= SDVOC_PRESERVE_MASK;
1110                         break;
1111                 }
1112                 sdvox |= (9 << 19) | SDVO_BORDER_ENABLE;
1113         }
1114
1115         if (INTEL_PCH_TYPE(dev) >= PCH_CPT)
1116                 sdvox |= TRANSCODER_CPT(intel_crtc->pipe);
1117         else
1118                 sdvox |= TRANSCODER(intel_crtc->pipe);
1119
1120         if (intel_sdvo->has_hdmi_audio)
1121                 sdvox |= SDVO_AUDIO_ENABLE;
1122
1123         if (INTEL_INFO(dev)->gen >= 4) {
1124                 /* done in crtc_mode_set as the dpll_md reg must be written early */
1125         } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
1126                 /* done in crtc_mode_set as it lives inside the dpll register */
1127         } else {
1128                 sdvox |= (pixel_multiplier - 1) << SDVO_PORT_MULTIPLY_SHIFT;
1129         }
1130
1131         if (input_dtd.part2.sdvo_flags & SDVO_NEED_TO_STALL &&
1132             INTEL_INFO(dev)->gen < 5)
1133                 sdvox |= SDVO_STALL_SELECT;
1134         intel_sdvo_write_sdvox(intel_sdvo, sdvox);
1135 }
1136
1137 static void intel_sdvo_dpms(struct drm_encoder *encoder, int mode)
1138 {
1139         struct drm_device *dev = encoder->dev;
1140         struct drm_i915_private *dev_priv = dev->dev_private;
1141         struct intel_sdvo *intel_sdvo = to_intel_sdvo(encoder);
1142         struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc);
1143         u32 temp;
1144
1145         if (mode != DRM_MODE_DPMS_ON) {
1146                 intel_sdvo_set_active_outputs(intel_sdvo, 0);
1147                 if (0)
1148                         intel_sdvo_set_encoder_power_state(intel_sdvo, mode);
1149
1150                 if (mode == DRM_MODE_DPMS_OFF) {
1151                         temp = I915_READ(intel_sdvo->sdvo_reg);
1152                         if ((temp & SDVO_ENABLE) != 0) {
1153                                 intel_sdvo_write_sdvox(intel_sdvo, temp & ~SDVO_ENABLE);
1154                         }
1155                 }
1156         } else {
1157                 bool input1, input2;
1158                 int i;
1159                 u8 status;
1160
1161                 temp = I915_READ(intel_sdvo->sdvo_reg);
1162                 if ((temp & SDVO_ENABLE) == 0)
1163                         intel_sdvo_write_sdvox(intel_sdvo, temp | SDVO_ENABLE);
1164                 for (i = 0; i < 2; i++)
1165                         intel_wait_for_vblank(dev, intel_crtc->pipe);
1166
1167                 status = intel_sdvo_get_trained_inputs(intel_sdvo, &input1, &input2);
1168                 /* Warn if the device reported failure to sync.
1169                  * A lot of SDVO devices fail to notify of sync, but it's
1170                  * a given it the status is a success, we succeeded.
1171                  */
1172                 if (status == SDVO_CMD_STATUS_SUCCESS && !input1) {
1173                         DRM_DEBUG_KMS("First %s output reported failure to "
1174                                         "sync\n", SDVO_NAME(intel_sdvo));
1175                 }
1176
1177                 if (0)
1178                         intel_sdvo_set_encoder_power_state(intel_sdvo, mode);
1179                 intel_sdvo_set_active_outputs(intel_sdvo, intel_sdvo->attached_output);
1180         }
1181         return;
1182 }
1183
1184 static int intel_sdvo_mode_valid(struct drm_connector *connector,
1185                                  struct drm_display_mode *mode)
1186 {
1187         struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1188
1189         if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
1190                 return MODE_NO_DBLESCAN;
1191
1192         if (intel_sdvo->pixel_clock_min > mode->clock)
1193                 return MODE_CLOCK_LOW;
1194
1195         if (intel_sdvo->pixel_clock_max < mode->clock)
1196                 return MODE_CLOCK_HIGH;
1197
1198         if (intel_sdvo->is_lvds) {
1199                 if (mode->hdisplay > intel_sdvo->sdvo_lvds_fixed_mode->hdisplay)
1200                         return MODE_PANEL;
1201
1202                 if (mode->vdisplay > intel_sdvo->sdvo_lvds_fixed_mode->vdisplay)
1203                         return MODE_PANEL;
1204         }
1205
1206         return MODE_OK;
1207 }
1208
1209 static bool intel_sdvo_get_capabilities(struct intel_sdvo *intel_sdvo, struct intel_sdvo_caps *caps)
1210 {
1211         BUILD_BUG_ON(sizeof(*caps) != 8);
1212         if (!intel_sdvo_get_value(intel_sdvo,
1213                                   SDVO_CMD_GET_DEVICE_CAPS,
1214                                   caps, sizeof(*caps)))
1215                 return false;
1216
1217         DRM_DEBUG_KMS("SDVO capabilities:\n"
1218                       "  vendor_id: %d\n"
1219                       "  device_id: %d\n"
1220                       "  device_rev_id: %d\n"
1221                       "  sdvo_version_major: %d\n"
1222                       "  sdvo_version_minor: %d\n"
1223                       "  sdvo_inputs_mask: %d\n"
1224                       "  smooth_scaling: %d\n"
1225                       "  sharp_scaling: %d\n"
1226                       "  up_scaling: %d\n"
1227                       "  down_scaling: %d\n"
1228                       "  stall_support: %d\n"
1229                       "  output_flags: %d\n",
1230                       caps->vendor_id,
1231                       caps->device_id,
1232                       caps->device_rev_id,
1233                       caps->sdvo_version_major,
1234                       caps->sdvo_version_minor,
1235                       caps->sdvo_inputs_mask,
1236                       caps->smooth_scaling,
1237                       caps->sharp_scaling,
1238                       caps->up_scaling,
1239                       caps->down_scaling,
1240                       caps->stall_support,
1241                       caps->output_flags);
1242
1243         return true;
1244 }
1245
1246 static int intel_sdvo_supports_hotplug(struct intel_sdvo *intel_sdvo)
1247 {
1248         u8 response[2];
1249
1250         return intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_HOT_PLUG_SUPPORT,
1251                                     &response, 2) && response[0];
1252 }
1253
1254 static void intel_sdvo_enable_hotplug(struct intel_encoder *encoder)
1255 {
1256         struct intel_sdvo *intel_sdvo = to_intel_sdvo(&encoder->base);
1257
1258         intel_sdvo_write_cmd(intel_sdvo, SDVO_CMD_SET_ACTIVE_HOT_PLUG, &intel_sdvo->hotplug_active, 2);
1259 }
1260
1261 static bool
1262 intel_sdvo_multifunc_encoder(struct intel_sdvo *intel_sdvo)
1263 {
1264         /* Is there more than one type of output? */
1265         return hweight16(intel_sdvo->caps.output_flags) > 1;
1266 }
1267
1268 static struct edid *
1269 intel_sdvo_get_edid(struct drm_connector *connector)
1270 {
1271         struct intel_sdvo *sdvo = intel_attached_sdvo(connector);
1272         return drm_get_edid(connector, &sdvo->ddc);
1273 }
1274
1275 /* Mac mini hack -- use the same DDC as the analog connector */
1276 static struct edid *
1277 intel_sdvo_get_analog_edid(struct drm_connector *connector)
1278 {
1279         struct drm_i915_private *dev_priv = connector->dev->dev_private;
1280
1281         return drm_get_edid(connector,
1282                             intel_gmbus_get_adapter(dev_priv,
1283                                                     dev_priv->crt_ddc_pin));
1284 }
1285
1286 static enum drm_connector_status
1287 intel_sdvo_tmds_sink_detect(struct drm_connector *connector)
1288 {
1289         struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1290         enum drm_connector_status status;
1291         struct edid *edid;
1292
1293         edid = intel_sdvo_get_edid(connector);
1294
1295         if (edid == NULL && intel_sdvo_multifunc_encoder(intel_sdvo)) {
1296                 u8 ddc, saved_ddc = intel_sdvo->ddc_bus;
1297
1298                 /*
1299                  * Don't use the 1 as the argument of DDC bus switch to get
1300                  * the EDID. It is used for SDVO SPD ROM.
1301                  */
1302                 for (ddc = intel_sdvo->ddc_bus >> 1; ddc > 1; ddc >>= 1) {
1303                         intel_sdvo->ddc_bus = ddc;
1304                         edid = intel_sdvo_get_edid(connector);
1305                         if (edid)
1306                                 break;
1307                 }
1308                 /*
1309                  * If we found the EDID on the other bus,
1310                  * assume that is the correct DDC bus.
1311                  */
1312                 if (edid == NULL)
1313                         intel_sdvo->ddc_bus = saved_ddc;
1314         }
1315
1316         /*
1317          * When there is no edid and no monitor is connected with VGA
1318          * port, try to use the CRT ddc to read the EDID for DVI-connector.
1319          */
1320         if (edid == NULL)
1321                 edid = intel_sdvo_get_analog_edid(connector);
1322
1323         status = connector_status_unknown;
1324         if (edid != NULL) {
1325                 /* DDC bus is shared, match EDID to connector type */
1326                 if (edid->input & DRM_EDID_INPUT_DIGITAL) {
1327                         status = connector_status_connected;
1328                         if (intel_sdvo->is_hdmi) {
1329                                 intel_sdvo->has_hdmi_monitor = drm_detect_hdmi_monitor(edid);
1330                                 intel_sdvo->has_hdmi_audio = drm_detect_monitor_audio(edid);
1331                         }
1332                 } else
1333                         status = connector_status_disconnected;
1334                 connector->display_info.raw_edid = NULL;
1335                 kfree(edid);
1336         }
1337
1338         if (status == connector_status_connected) {
1339                 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
1340                 if (intel_sdvo_connector->force_audio != HDMI_AUDIO_AUTO)
1341                         intel_sdvo->has_hdmi_audio = (intel_sdvo_connector->force_audio == HDMI_AUDIO_ON);
1342         }
1343
1344         return status;
1345 }
1346
1347 static bool
1348 intel_sdvo_connector_matches_edid(struct intel_sdvo_connector *sdvo,
1349                                   struct edid *edid)
1350 {
1351         bool monitor_is_digital = !!(edid->input & DRM_EDID_INPUT_DIGITAL);
1352         bool connector_is_digital = !!IS_DIGITAL(sdvo);
1353
1354         DRM_DEBUG_KMS("connector_is_digital? %d, monitor_is_digital? %d\n",
1355                       connector_is_digital, monitor_is_digital);
1356         return connector_is_digital == monitor_is_digital;
1357 }
1358
1359 static enum drm_connector_status
1360 intel_sdvo_detect(struct drm_connector *connector, bool force)
1361 {
1362         uint16_t response;
1363         struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1364         struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
1365         enum drm_connector_status ret;
1366
1367         if (!intel_sdvo_write_cmd(intel_sdvo,
1368                                   SDVO_CMD_GET_ATTACHED_DISPLAYS, NULL, 0))
1369                 return connector_status_unknown;
1370
1371         /* add 30ms delay when the output type might be TV */
1372         if (intel_sdvo->caps.output_flags & SDVO_TV_MASK)
1373                 mdelay(30);
1374
1375         if (!intel_sdvo_read_response(intel_sdvo, &response, 2))
1376                 return connector_status_unknown;
1377
1378         DRM_DEBUG_KMS("SDVO response %d %d [%x]\n",
1379                       response & 0xff, response >> 8,
1380                       intel_sdvo_connector->output_flag);
1381
1382         if (response == 0)
1383                 return connector_status_disconnected;
1384
1385         intel_sdvo->attached_output = response;
1386
1387         intel_sdvo->has_hdmi_monitor = false;
1388         intel_sdvo->has_hdmi_audio = false;
1389
1390         if ((intel_sdvo_connector->output_flag & response) == 0)
1391                 ret = connector_status_disconnected;
1392         else if (IS_TMDS(intel_sdvo_connector))
1393                 ret = intel_sdvo_tmds_sink_detect(connector);
1394         else {
1395                 struct edid *edid;
1396
1397                 /* if we have an edid check it matches the connection */
1398                 edid = intel_sdvo_get_edid(connector);
1399                 if (edid == NULL)
1400                         edid = intel_sdvo_get_analog_edid(connector);
1401                 if (edid != NULL) {
1402                         if (intel_sdvo_connector_matches_edid(intel_sdvo_connector,
1403                                                               edid))
1404                                 ret = connector_status_connected;
1405                         else
1406                                 ret = connector_status_disconnected;
1407
1408                         connector->display_info.raw_edid = NULL;
1409                         kfree(edid);
1410                 } else
1411                         ret = connector_status_connected;
1412         }
1413
1414         /* May update encoder flag for like clock for SDVO TV, etc.*/
1415         if (ret == connector_status_connected) {
1416                 intel_sdvo->is_tv = false;
1417                 intel_sdvo->is_lvds = false;
1418                 intel_sdvo->base.needs_tv_clock = false;
1419
1420                 if (response & SDVO_TV_MASK) {
1421                         intel_sdvo->is_tv = true;
1422                         intel_sdvo->base.needs_tv_clock = true;
1423                 }
1424                 if (response & SDVO_LVDS_MASK)
1425                         intel_sdvo->is_lvds = intel_sdvo->sdvo_lvds_fixed_mode != NULL;
1426         }
1427
1428         return ret;
1429 }
1430
1431 static void intel_sdvo_get_ddc_modes(struct drm_connector *connector)
1432 {
1433         struct edid *edid;
1434
1435         /* set the bus switch and get the modes */
1436         edid = intel_sdvo_get_edid(connector);
1437
1438         /*
1439          * Mac mini hack.  On this device, the DVI-I connector shares one DDC
1440          * link between analog and digital outputs. So, if the regular SDVO
1441          * DDC fails, check to see if the analog output is disconnected, in
1442          * which case we'll look there for the digital DDC data.
1443          */
1444         if (edid == NULL)
1445                 edid = intel_sdvo_get_analog_edid(connector);
1446
1447         if (edid != NULL) {
1448                 if (intel_sdvo_connector_matches_edid(to_intel_sdvo_connector(connector),
1449                                                       edid)) {
1450                         drm_mode_connector_update_edid_property(connector, edid);
1451                         drm_add_edid_modes(connector, edid);
1452                 }
1453
1454                 connector->display_info.raw_edid = NULL;
1455                 kfree(edid);
1456         }
1457 }
1458
1459 /*
1460  * Set of SDVO TV modes.
1461  * Note!  This is in reply order (see loop in get_tv_modes).
1462  * XXX: all 60Hz refresh?
1463  */
1464 static const struct drm_display_mode sdvo_tv_modes[] = {
1465         { DRM_MODE("320x200", DRM_MODE_TYPE_DRIVER, 5815, 320, 321, 384,
1466                    416, 0, 200, 201, 232, 233, 0,
1467                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1468         { DRM_MODE("320x240", DRM_MODE_TYPE_DRIVER, 6814, 320, 321, 384,
1469                    416, 0, 240, 241, 272, 273, 0,
1470                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1471         { DRM_MODE("400x300", DRM_MODE_TYPE_DRIVER, 9910, 400, 401, 464,
1472                    496, 0, 300, 301, 332, 333, 0,
1473                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1474         { DRM_MODE("640x350", DRM_MODE_TYPE_DRIVER, 16913, 640, 641, 704,
1475                    736, 0, 350, 351, 382, 383, 0,
1476                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1477         { DRM_MODE("640x400", DRM_MODE_TYPE_DRIVER, 19121, 640, 641, 704,
1478                    736, 0, 400, 401, 432, 433, 0,
1479                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1480         { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 22654, 640, 641, 704,
1481                    736, 0, 480, 481, 512, 513, 0,
1482                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1483         { DRM_MODE("704x480", DRM_MODE_TYPE_DRIVER, 24624, 704, 705, 768,
1484                    800, 0, 480, 481, 512, 513, 0,
1485                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1486         { DRM_MODE("704x576", DRM_MODE_TYPE_DRIVER, 29232, 704, 705, 768,
1487                    800, 0, 576, 577, 608, 609, 0,
1488                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1489         { DRM_MODE("720x350", DRM_MODE_TYPE_DRIVER, 18751, 720, 721, 784,
1490                    816, 0, 350, 351, 382, 383, 0,
1491                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1492         { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 21199, 720, 721, 784,
1493                    816, 0, 400, 401, 432, 433, 0,
1494                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1495         { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 25116, 720, 721, 784,
1496                    816, 0, 480, 481, 512, 513, 0,
1497                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1498         { DRM_MODE("720x540", DRM_MODE_TYPE_DRIVER, 28054, 720, 721, 784,
1499                    816, 0, 540, 541, 572, 573, 0,
1500                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1501         { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 29816, 720, 721, 784,
1502                    816, 0, 576, 577, 608, 609, 0,
1503                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1504         { DRM_MODE("768x576", DRM_MODE_TYPE_DRIVER, 31570, 768, 769, 832,
1505                    864, 0, 576, 577, 608, 609, 0,
1506                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1507         { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 34030, 800, 801, 864,
1508                    896, 0, 600, 601, 632, 633, 0,
1509                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1510         { DRM_MODE("832x624", DRM_MODE_TYPE_DRIVER, 36581, 832, 833, 896,
1511                    928, 0, 624, 625, 656, 657, 0,
1512                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1513         { DRM_MODE("920x766", DRM_MODE_TYPE_DRIVER, 48707, 920, 921, 984,
1514                    1016, 0, 766, 767, 798, 799, 0,
1515                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1516         { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 53827, 1024, 1025, 1088,
1517                    1120, 0, 768, 769, 800, 801, 0,
1518                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1519         { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 87265, 1280, 1281, 1344,
1520                    1376, 0, 1024, 1025, 1056, 1057, 0,
1521                    DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1522 };
1523
1524 static void intel_sdvo_get_tv_modes(struct drm_connector *connector)
1525 {
1526         struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1527         struct intel_sdvo_sdtv_resolution_request tv_res;
1528         uint32_t reply = 0, format_map = 0;
1529         int i;
1530
1531         /* Read the list of supported input resolutions for the selected TV
1532          * format.
1533          */
1534         format_map = 1 << intel_sdvo->tv_format_index;
1535         memcpy(&tv_res, &format_map,
1536                min(sizeof(format_map), sizeof(struct intel_sdvo_sdtv_resolution_request)));
1537
1538         if (!intel_sdvo_set_target_output(intel_sdvo, intel_sdvo->attached_output))
1539                 return;
1540
1541         BUILD_BUG_ON(sizeof(tv_res) != 3);
1542         if (!intel_sdvo_write_cmd(intel_sdvo,
1543                                   SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT,
1544                                   &tv_res, sizeof(tv_res)))
1545                 return;
1546         if (!intel_sdvo_read_response(intel_sdvo, &reply, 3))
1547                 return;
1548
1549         for (i = 0; i < ARRAY_SIZE(sdvo_tv_modes); i++)
1550                 if (reply & (1 << i)) {
1551                         struct drm_display_mode *nmode;
1552                         nmode = drm_mode_duplicate(connector->dev,
1553                                                    &sdvo_tv_modes[i]);
1554                         if (nmode)
1555                                 drm_mode_probed_add(connector, nmode);
1556                 }
1557 }
1558
1559 static void intel_sdvo_get_lvds_modes(struct drm_connector *connector)
1560 {
1561         struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1562         struct drm_i915_private *dev_priv = connector->dev->dev_private;
1563         struct drm_display_mode *newmode;
1564
1565         /*
1566          * Attempt to get the mode list from DDC.
1567          * Assume that the preferred modes are
1568          * arranged in priority order.
1569          */
1570         intel_ddc_get_modes(connector, intel_sdvo->i2c);
1571         if (list_empty(&connector->probed_modes) == false)
1572                 goto end;
1573
1574         /* Fetch modes from VBT */
1575         if (dev_priv->sdvo_lvds_vbt_mode != NULL) {
1576                 newmode = drm_mode_duplicate(connector->dev,
1577                                              dev_priv->sdvo_lvds_vbt_mode);
1578                 if (newmode != NULL) {
1579                         /* Guarantee the mode is preferred */
1580                         newmode->type = (DRM_MODE_TYPE_PREFERRED |
1581                                          DRM_MODE_TYPE_DRIVER);
1582                         drm_mode_probed_add(connector, newmode);
1583                 }
1584         }
1585
1586 end:
1587         list_for_each_entry(newmode, &connector->probed_modes, head) {
1588                 if (newmode->type & DRM_MODE_TYPE_PREFERRED) {
1589                         intel_sdvo->sdvo_lvds_fixed_mode =
1590                                 drm_mode_duplicate(connector->dev, newmode);
1591
1592                         intel_sdvo->is_lvds = true;
1593                         break;
1594                 }
1595         }
1596
1597 }
1598
1599 static int intel_sdvo_get_modes(struct drm_connector *connector)
1600 {
1601         struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
1602
1603         if (IS_TV(intel_sdvo_connector))
1604                 intel_sdvo_get_tv_modes(connector);
1605         else if (IS_LVDS(intel_sdvo_connector))
1606                 intel_sdvo_get_lvds_modes(connector);
1607         else
1608                 intel_sdvo_get_ddc_modes(connector);
1609
1610         return !list_empty(&connector->probed_modes);
1611 }
1612
1613 static void
1614 intel_sdvo_destroy_enhance_property(struct drm_connector *connector)
1615 {
1616         struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
1617         struct drm_device *dev = connector->dev;
1618
1619         if (intel_sdvo_connector->left)
1620                 drm_property_destroy(dev, intel_sdvo_connector->left);
1621         if (intel_sdvo_connector->right)
1622                 drm_property_destroy(dev, intel_sdvo_connector->right);
1623         if (intel_sdvo_connector->top)
1624                 drm_property_destroy(dev, intel_sdvo_connector->top);
1625         if (intel_sdvo_connector->bottom)
1626                 drm_property_destroy(dev, intel_sdvo_connector->bottom);
1627         if (intel_sdvo_connector->hpos)
1628                 drm_property_destroy(dev, intel_sdvo_connector->hpos);
1629         if (intel_sdvo_connector->vpos)
1630                 drm_property_destroy(dev, intel_sdvo_connector->vpos);
1631         if (intel_sdvo_connector->saturation)
1632                 drm_property_destroy(dev, intel_sdvo_connector->saturation);
1633         if (intel_sdvo_connector->contrast)
1634                 drm_property_destroy(dev, intel_sdvo_connector->contrast);
1635         if (intel_sdvo_connector->hue)
1636                 drm_property_destroy(dev, intel_sdvo_connector->hue);
1637         if (intel_sdvo_connector->sharpness)
1638                 drm_property_destroy(dev, intel_sdvo_connector->sharpness);
1639         if (intel_sdvo_connector->flicker_filter)
1640                 drm_property_destroy(dev, intel_sdvo_connector->flicker_filter);
1641         if (intel_sdvo_connector->flicker_filter_2d)
1642                 drm_property_destroy(dev, intel_sdvo_connector->flicker_filter_2d);
1643         if (intel_sdvo_connector->flicker_filter_adaptive)
1644                 drm_property_destroy(dev, intel_sdvo_connector->flicker_filter_adaptive);
1645         if (intel_sdvo_connector->tv_luma_filter)
1646                 drm_property_destroy(dev, intel_sdvo_connector->tv_luma_filter);
1647         if (intel_sdvo_connector->tv_chroma_filter)
1648                 drm_property_destroy(dev, intel_sdvo_connector->tv_chroma_filter);
1649         if (intel_sdvo_connector->dot_crawl)
1650                 drm_property_destroy(dev, intel_sdvo_connector->dot_crawl);
1651         if (intel_sdvo_connector->brightness)
1652                 drm_property_destroy(dev, intel_sdvo_connector->brightness);
1653 }
1654
1655 static void intel_sdvo_destroy(struct drm_connector *connector)
1656 {
1657         struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
1658
1659         if (intel_sdvo_connector->tv_format)
1660                 drm_property_destroy(connector->dev,
1661                                      intel_sdvo_connector->tv_format);
1662
1663         intel_sdvo_destroy_enhance_property(connector);
1664         drm_sysfs_connector_remove(connector);
1665         drm_connector_cleanup(connector);
1666         kfree(connector);
1667 }
1668
1669 static bool intel_sdvo_detect_hdmi_audio(struct drm_connector *connector)
1670 {
1671         struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1672         struct edid *edid;
1673         bool has_audio = false;
1674
1675         if (!intel_sdvo->is_hdmi)
1676                 return false;
1677
1678         edid = intel_sdvo_get_edid(connector);
1679         if (edid != NULL && edid->input & DRM_EDID_INPUT_DIGITAL)
1680                 has_audio = drm_detect_monitor_audio(edid);
1681
1682         return has_audio;
1683 }
1684
1685 static int
1686 intel_sdvo_set_property(struct drm_connector *connector,
1687                         struct drm_property *property,
1688                         uint64_t val)
1689 {
1690         struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1691         struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
1692         struct drm_i915_private *dev_priv = connector->dev->dev_private;
1693         uint16_t temp_value;
1694         uint8_t cmd;
1695         int ret;
1696
1697         ret = drm_connector_property_set_value(connector, property, val);
1698         if (ret)
1699                 return ret;
1700
1701         if (property == dev_priv->force_audio_property) {
1702                 int i = val;
1703                 bool has_audio;
1704
1705                 if (i == intel_sdvo_connector->force_audio)
1706                         return 0;
1707
1708                 intel_sdvo_connector->force_audio = i;
1709
1710                 if (i == HDMI_AUDIO_AUTO)
1711                         has_audio = intel_sdvo_detect_hdmi_audio(connector);
1712                 else
1713                         has_audio = (i == HDMI_AUDIO_ON);
1714
1715                 if (has_audio == intel_sdvo->has_hdmi_audio)
1716                         return 0;
1717
1718                 intel_sdvo->has_hdmi_audio = has_audio;
1719                 goto done;
1720         }
1721
1722         if (property == dev_priv->broadcast_rgb_property) {
1723                 if (val == !!intel_sdvo->color_range)
1724                         return 0;
1725
1726                 intel_sdvo->color_range = val ? SDVO_COLOR_RANGE_16_235 : 0;
1727                 goto done;
1728         }
1729
1730 #define CHECK_PROPERTY(name, NAME) \
1731         if (intel_sdvo_connector->name == property) { \
1732                 if (intel_sdvo_connector->cur_##name == temp_value) return 0; \
1733                 if (intel_sdvo_connector->max_##name < temp_value) return -EINVAL; \
1734                 cmd = SDVO_CMD_SET_##NAME; \
1735                 intel_sdvo_connector->cur_##name = temp_value; \
1736                 goto set_value; \
1737         }
1738
1739         if (property == intel_sdvo_connector->tv_format) {
1740                 if (val >= TV_FORMAT_NUM)
1741                         return -EINVAL;
1742
1743                 if (intel_sdvo->tv_format_index ==
1744                     intel_sdvo_connector->tv_format_supported[val])
1745                         return 0;
1746
1747                 intel_sdvo->tv_format_index = intel_sdvo_connector->tv_format_supported[val];
1748                 goto done;
1749         } else if (IS_TV_OR_LVDS(intel_sdvo_connector)) {
1750                 temp_value = val;
1751                 if (intel_sdvo_connector->left == property) {
1752                         drm_connector_property_set_value(connector,
1753                                                          intel_sdvo_connector->right, val);
1754                         if (intel_sdvo_connector->left_margin == temp_value)
1755                                 return 0;
1756
1757                         intel_sdvo_connector->left_margin = temp_value;
1758                         intel_sdvo_connector->right_margin = temp_value;
1759                         temp_value = intel_sdvo_connector->max_hscan -
1760                                 intel_sdvo_connector->left_margin;
1761                         cmd = SDVO_CMD_SET_OVERSCAN_H;
1762                         goto set_value;
1763                 } else if (intel_sdvo_connector->right == property) {
1764                         drm_connector_property_set_value(connector,
1765                                                          intel_sdvo_connector->left, val);
1766                         if (intel_sdvo_connector->right_margin == temp_value)
1767                                 return 0;
1768
1769                         intel_sdvo_connector->left_margin = temp_value;
1770                         intel_sdvo_connector->right_margin = temp_value;
1771                         temp_value = intel_sdvo_connector->max_hscan -
1772                                 intel_sdvo_connector->left_margin;
1773                         cmd = SDVO_CMD_SET_OVERSCAN_H;
1774                         goto set_value;
1775                 } else if (intel_sdvo_connector->top == property) {
1776                         drm_connector_property_set_value(connector,
1777                                                          intel_sdvo_connector->bottom, val);
1778                         if (intel_sdvo_connector->top_margin == temp_value)
1779                                 return 0;
1780
1781                         intel_sdvo_connector->top_margin = temp_value;
1782                         intel_sdvo_connector->bottom_margin = temp_value;
1783                         temp_value = intel_sdvo_connector->max_vscan -
1784                                 intel_sdvo_connector->top_margin;
1785                         cmd = SDVO_CMD_SET_OVERSCAN_V;
1786                         goto set_value;
1787                 } else if (intel_sdvo_connector->bottom == property) {
1788                         drm_connector_property_set_value(connector,
1789                                                          intel_sdvo_connector->top, val);
1790                         if (intel_sdvo_connector->bottom_margin == temp_value)
1791                                 return 0;
1792
1793                         intel_sdvo_connector->top_margin = temp_value;
1794                         intel_sdvo_connector->bottom_margin = temp_value;
1795                         temp_value = intel_sdvo_connector->max_vscan -
1796                                 intel_sdvo_connector->top_margin;
1797                         cmd = SDVO_CMD_SET_OVERSCAN_V;
1798                         goto set_value;
1799                 }
1800                 CHECK_PROPERTY(hpos, HPOS)
1801                 CHECK_PROPERTY(vpos, VPOS)
1802                 CHECK_PROPERTY(saturation, SATURATION)
1803                 CHECK_PROPERTY(contrast, CONTRAST)
1804                 CHECK_PROPERTY(hue, HUE)
1805                 CHECK_PROPERTY(brightness, BRIGHTNESS)
1806                 CHECK_PROPERTY(sharpness, SHARPNESS)
1807                 CHECK_PROPERTY(flicker_filter, FLICKER_FILTER)
1808                 CHECK_PROPERTY(flicker_filter_2d, FLICKER_FILTER_2D)
1809                 CHECK_PROPERTY(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE)
1810                 CHECK_PROPERTY(tv_chroma_filter, TV_CHROMA_FILTER)
1811                 CHECK_PROPERTY(tv_luma_filter, TV_LUMA_FILTER)
1812                 CHECK_PROPERTY(dot_crawl, DOT_CRAWL)
1813         }
1814
1815         return -EINVAL; /* unknown property */
1816
1817 set_value:
1818         if (!intel_sdvo_set_value(intel_sdvo, cmd, &temp_value, 2))
1819                 return -EIO;
1820
1821
1822 done:
1823         if (intel_sdvo->base.base.crtc) {
1824                 struct drm_crtc *crtc = intel_sdvo->base.base.crtc;
1825                 drm_crtc_helper_set_mode(crtc, &crtc->mode, crtc->x,
1826                                          crtc->y, crtc->fb);
1827         }
1828
1829         return 0;
1830 #undef CHECK_PROPERTY
1831 }
1832
1833 static const struct drm_encoder_helper_funcs intel_sdvo_helper_funcs = {
1834         .dpms = intel_sdvo_dpms,
1835         .mode_fixup = intel_sdvo_mode_fixup,
1836         .prepare = intel_encoder_prepare,
1837         .mode_set = intel_sdvo_mode_set,
1838         .commit = intel_encoder_commit,
1839 };
1840
1841 static const struct drm_connector_funcs intel_sdvo_connector_funcs = {
1842         .dpms = drm_helper_connector_dpms,
1843         .detect = intel_sdvo_detect,
1844         .fill_modes = drm_helper_probe_single_connector_modes,
1845         .set_property = intel_sdvo_set_property,
1846         .destroy = intel_sdvo_destroy,
1847 };
1848
1849 static const struct drm_connector_helper_funcs intel_sdvo_connector_helper_funcs = {
1850         .get_modes = intel_sdvo_get_modes,
1851         .mode_valid = intel_sdvo_mode_valid,
1852         .best_encoder = intel_best_encoder,
1853 };
1854
1855 static void intel_sdvo_enc_destroy(struct drm_encoder *encoder)
1856 {
1857         struct intel_sdvo *intel_sdvo = to_intel_sdvo(encoder);
1858
1859         if (intel_sdvo->sdvo_lvds_fixed_mode != NULL)
1860                 drm_mode_destroy(encoder->dev,
1861                                  intel_sdvo->sdvo_lvds_fixed_mode);
1862
1863         i2c_del_adapter(&intel_sdvo->ddc);
1864         intel_encoder_destroy(encoder);
1865 }
1866
1867 static const struct drm_encoder_funcs intel_sdvo_enc_funcs = {
1868         .destroy = intel_sdvo_enc_destroy,
1869 };
1870
1871 static void
1872 intel_sdvo_guess_ddc_bus(struct intel_sdvo *sdvo)
1873 {
1874         uint16_t mask = 0;
1875         unsigned int num_bits;
1876
1877         /* Make a mask of outputs less than or equal to our own priority in the
1878          * list.
1879          */
1880         switch (sdvo->controlled_output) {
1881         case SDVO_OUTPUT_LVDS1:
1882                 mask |= SDVO_OUTPUT_LVDS1;
1883         case SDVO_OUTPUT_LVDS0:
1884                 mask |= SDVO_OUTPUT_LVDS0;
1885         case SDVO_OUTPUT_TMDS1:
1886                 mask |= SDVO_OUTPUT_TMDS1;
1887         case SDVO_OUTPUT_TMDS0:
1888                 mask |= SDVO_OUTPUT_TMDS0;
1889         case SDVO_OUTPUT_RGB1:
1890                 mask |= SDVO_OUTPUT_RGB1;
1891         case SDVO_OUTPUT_RGB0:
1892                 mask |= SDVO_OUTPUT_RGB0;
1893                 break;
1894         }
1895
1896         /* Count bits to find what number we are in the priority list. */
1897         mask &= sdvo->caps.output_flags;
1898         num_bits = hweight16(mask);
1899         /* If more than 3 outputs, default to DDC bus 3 for now. */
1900         if (num_bits > 3)
1901                 num_bits = 3;
1902
1903         /* Corresponds to SDVO_CONTROL_BUS_DDCx */
1904         sdvo->ddc_bus = 1 << num_bits;
1905 }
1906
1907 /**
1908  * Choose the appropriate DDC bus for control bus switch command for this
1909  * SDVO output based on the controlled output.
1910  *
1911  * DDC bus number assignment is in a priority order of RGB outputs, then TMDS
1912  * outputs, then LVDS outputs.
1913  */
1914 static void
1915 intel_sdvo_select_ddc_bus(struct drm_i915_private *dev_priv,
1916                           struct intel_sdvo *sdvo, u32 reg)
1917 {
1918         struct sdvo_device_mapping *mapping;
1919
1920         if (sdvo->is_sdvob)
1921                 mapping = &(dev_priv->sdvo_mappings[0]);
1922         else
1923                 mapping = &(dev_priv->sdvo_mappings[1]);
1924
1925         if (mapping->initialized)
1926                 sdvo->ddc_bus = 1 << ((mapping->ddc_pin & 0xf0) >> 4);
1927         else
1928                 intel_sdvo_guess_ddc_bus(sdvo);
1929 }
1930
1931 static void
1932 intel_sdvo_select_i2c_bus(struct drm_i915_private *dev_priv,
1933                           struct intel_sdvo *sdvo, u32 reg)
1934 {
1935         struct sdvo_device_mapping *mapping;
1936         u8 pin;
1937
1938         if (sdvo->is_sdvob)
1939                 mapping = &dev_priv->sdvo_mappings[0];
1940         else
1941                 mapping = &dev_priv->sdvo_mappings[1];
1942
1943         pin = GMBUS_PORT_DPB;
1944         if (mapping->initialized)
1945                 pin = mapping->i2c_pin;
1946
1947         if (intel_gmbus_is_port_valid(pin)) {
1948                 sdvo->i2c = intel_gmbus_get_adapter(dev_priv, pin);
1949                 intel_gmbus_set_speed(sdvo->i2c, GMBUS_RATE_1MHZ);
1950                 intel_gmbus_force_bit(sdvo->i2c, true);
1951         } else {
1952                 sdvo->i2c = intel_gmbus_get_adapter(dev_priv, GMBUS_PORT_DPB);
1953         }
1954 }
1955
1956 static bool
1957 intel_sdvo_is_hdmi_connector(struct intel_sdvo *intel_sdvo, int device)
1958 {
1959         return intel_sdvo_check_supp_encode(intel_sdvo);
1960 }
1961
1962 static u8
1963 intel_sdvo_get_slave_addr(struct drm_device *dev, struct intel_sdvo *sdvo)
1964 {
1965         struct drm_i915_private *dev_priv = dev->dev_private;
1966         struct sdvo_device_mapping *my_mapping, *other_mapping;
1967
1968         if (sdvo->is_sdvob) {
1969                 my_mapping = &dev_priv->sdvo_mappings[0];
1970                 other_mapping = &dev_priv->sdvo_mappings[1];
1971         } else {
1972                 my_mapping = &dev_priv->sdvo_mappings[1];
1973                 other_mapping = &dev_priv->sdvo_mappings[0];
1974         }
1975
1976         /* If the BIOS described our SDVO device, take advantage of it. */
1977         if (my_mapping->slave_addr)
1978                 return my_mapping->slave_addr;
1979
1980         /* If the BIOS only described a different SDVO device, use the
1981          * address that it isn't using.
1982          */
1983         if (other_mapping->slave_addr) {
1984                 if (other_mapping->slave_addr == 0x70)
1985                         return 0x72;
1986                 else
1987                         return 0x70;
1988         }
1989
1990         /* No SDVO device info is found for another DVO port,
1991          * so use mapping assumption we had before BIOS parsing.
1992          */
1993         if (sdvo->is_sdvob)
1994                 return 0x70;
1995         else
1996                 return 0x72;
1997 }
1998
1999 static void
2000 intel_sdvo_connector_init(struct intel_sdvo_connector *connector,
2001                           struct intel_sdvo *encoder)
2002 {
2003         drm_connector_init(encoder->base.base.dev,
2004                            &connector->base.base,
2005                            &intel_sdvo_connector_funcs,
2006                            connector->base.base.connector_type);
2007
2008         drm_connector_helper_add(&connector->base.base,
2009                                  &intel_sdvo_connector_helper_funcs);
2010
2011         connector->base.base.interlace_allowed = 1;
2012         connector->base.base.doublescan_allowed = 0;
2013         connector->base.base.display_info.subpixel_order = SubPixelHorizontalRGB;
2014
2015         intel_connector_attach_encoder(&connector->base, &encoder->base);
2016         drm_sysfs_connector_add(&connector->base.base);
2017 }
2018
2019 static void
2020 intel_sdvo_add_hdmi_properties(struct intel_sdvo_connector *connector)
2021 {
2022         struct drm_device *dev = connector->base.base.dev;
2023
2024         intel_attach_force_audio_property(&connector->base.base);
2025         if (INTEL_INFO(dev)->gen >= 4 && IS_MOBILE(dev))
2026                 intel_attach_broadcast_rgb_property(&connector->base.base);
2027 }
2028
2029 static bool
2030 intel_sdvo_dvi_init(struct intel_sdvo *intel_sdvo, int device)
2031 {
2032         struct drm_encoder *encoder = &intel_sdvo->base.base;
2033         struct drm_connector *connector;
2034         struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
2035         struct intel_connector *intel_connector;
2036         struct intel_sdvo_connector *intel_sdvo_connector;
2037
2038         intel_sdvo_connector = kzalloc(sizeof(struct intel_sdvo_connector), GFP_KERNEL);
2039         if (!intel_sdvo_connector)
2040                 return false;
2041
2042         if (device == 0) {
2043                 intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS0;
2044                 intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS0;
2045         } else if (device == 1) {
2046                 intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS1;
2047                 intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS1;
2048         }
2049
2050         intel_connector = &intel_sdvo_connector->base;
2051         connector = &intel_connector->base;
2052         if (intel_sdvo_supports_hotplug(intel_sdvo) & (1 << device)) {
2053                 connector->polled = DRM_CONNECTOR_POLL_HPD;
2054                 intel_sdvo->hotplug_active[0] |= 1 << device;
2055                 /* Some SDVO devices have one-shot hotplug interrupts.
2056                  * Ensure that they get re-enabled when an interrupt happens.
2057                  */
2058                 intel_encoder->hot_plug = intel_sdvo_enable_hotplug;
2059                 intel_sdvo_enable_hotplug(intel_encoder);
2060         }
2061         else
2062                 connector->polled = DRM_CONNECTOR_POLL_CONNECT | DRM_CONNECTOR_POLL_DISCONNECT;
2063         encoder->encoder_type = DRM_MODE_ENCODER_TMDS;
2064         connector->connector_type = DRM_MODE_CONNECTOR_DVID;
2065
2066         if (intel_sdvo_is_hdmi_connector(intel_sdvo, device)) {
2067                 connector->connector_type = DRM_MODE_CONNECTOR_HDMIA;
2068                 intel_sdvo->is_hdmi = true;
2069         }
2070         intel_sdvo->base.clone_mask = ((1 << INTEL_SDVO_NON_TV_CLONE_BIT) |
2071                                        (1 << INTEL_ANALOG_CLONE_BIT));
2072
2073         intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
2074         if (intel_sdvo->is_hdmi)
2075                 intel_sdvo_add_hdmi_properties(intel_sdvo_connector);
2076
2077         return true;
2078 }
2079
2080 static bool
2081 intel_sdvo_tv_init(struct intel_sdvo *intel_sdvo, int type)
2082 {
2083         struct drm_encoder *encoder = &intel_sdvo->base.base;
2084         struct drm_connector *connector;
2085         struct intel_connector *intel_connector;
2086         struct intel_sdvo_connector *intel_sdvo_connector;
2087
2088         intel_sdvo_connector = kzalloc(sizeof(struct intel_sdvo_connector), GFP_KERNEL);
2089         if (!intel_sdvo_connector)
2090                 return false;
2091
2092         intel_connector = &intel_sdvo_connector->base;
2093         connector = &intel_connector->base;
2094         encoder->encoder_type = DRM_MODE_ENCODER_TVDAC;
2095         connector->connector_type = DRM_MODE_CONNECTOR_SVIDEO;
2096
2097         intel_sdvo->controlled_output |= type;
2098         intel_sdvo_connector->output_flag = type;
2099
2100         intel_sdvo->is_tv = true;
2101         intel_sdvo->base.needs_tv_clock = true;
2102         intel_sdvo->base.clone_mask = 1 << INTEL_SDVO_TV_CLONE_BIT;
2103
2104         intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
2105
2106         if (!intel_sdvo_tv_create_property(intel_sdvo, intel_sdvo_connector, type))
2107                 goto err;
2108
2109         if (!intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector))
2110                 goto err;
2111
2112         return true;
2113
2114 err:
2115         intel_sdvo_destroy(connector);
2116         return false;
2117 }
2118
2119 static bool
2120 intel_sdvo_analog_init(struct intel_sdvo *intel_sdvo, int device)
2121 {
2122         struct drm_encoder *encoder = &intel_sdvo->base.base;
2123         struct drm_connector *connector;
2124         struct intel_connector *intel_connector;
2125         struct intel_sdvo_connector *intel_sdvo_connector;
2126
2127         intel_sdvo_connector = kzalloc(sizeof(struct intel_sdvo_connector), GFP_KERNEL);
2128         if (!intel_sdvo_connector)
2129                 return false;
2130
2131         intel_connector = &intel_sdvo_connector->base;
2132         connector = &intel_connector->base;
2133         connector->polled = DRM_CONNECTOR_POLL_CONNECT;
2134         encoder->encoder_type = DRM_MODE_ENCODER_DAC;
2135         connector->connector_type = DRM_MODE_CONNECTOR_VGA;
2136
2137         if (device == 0) {
2138                 intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB0;
2139                 intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB0;
2140         } else if (device == 1) {
2141                 intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB1;
2142                 intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB1;
2143         }
2144
2145         intel_sdvo->base.clone_mask = ((1 << INTEL_SDVO_NON_TV_CLONE_BIT) |
2146                                        (1 << INTEL_ANALOG_CLONE_BIT));
2147
2148         intel_sdvo_connector_init(intel_sdvo_connector,
2149                                   intel_sdvo);
2150         return true;
2151 }
2152
2153 static bool
2154 intel_sdvo_lvds_init(struct intel_sdvo *intel_sdvo, int device)
2155 {
2156         struct drm_encoder *encoder = &intel_sdvo->base.base;
2157         struct drm_connector *connector;
2158         struct intel_connector *intel_connector;
2159         struct intel_sdvo_connector *intel_sdvo_connector;
2160
2161         intel_sdvo_connector = kzalloc(sizeof(struct intel_sdvo_connector), GFP_KERNEL);
2162         if (!intel_sdvo_connector)
2163                 return false;
2164
2165         intel_connector = &intel_sdvo_connector->base;
2166         connector = &intel_connector->base;
2167         encoder->encoder_type = DRM_MODE_ENCODER_LVDS;
2168         connector->connector_type = DRM_MODE_CONNECTOR_LVDS;
2169
2170         if (device == 0) {
2171                 intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS0;
2172                 intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS0;
2173         } else if (device == 1) {
2174                 intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS1;
2175                 intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS1;
2176         }
2177
2178         intel_sdvo->base.clone_mask = ((1 << INTEL_ANALOG_CLONE_BIT) |
2179                                        (1 << INTEL_SDVO_LVDS_CLONE_BIT));
2180
2181         intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
2182         if (!intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector))
2183                 goto err;
2184
2185         return true;
2186
2187 err:
2188         intel_sdvo_destroy(connector);
2189         return false;
2190 }
2191
2192 static bool
2193 intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo, uint16_t flags)
2194 {
2195         intel_sdvo->is_tv = false;
2196         intel_sdvo->base.needs_tv_clock = false;
2197         intel_sdvo->is_lvds = false;
2198
2199         /* SDVO requires XXX1 function may not exist unless it has XXX0 function.*/
2200
2201         if (flags & SDVO_OUTPUT_TMDS0)
2202                 if (!intel_sdvo_dvi_init(intel_sdvo, 0))
2203                         return false;
2204
2205         if ((flags & SDVO_TMDS_MASK) == SDVO_TMDS_MASK)
2206                 if (!intel_sdvo_dvi_init(intel_sdvo, 1))
2207                         return false;
2208
2209         /* TV has no XXX1 function block */
2210         if (flags & SDVO_OUTPUT_SVID0)
2211                 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_SVID0))
2212                         return false;
2213
2214         if (flags & SDVO_OUTPUT_CVBS0)
2215                 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_CVBS0))
2216                         return false;
2217
2218         if (flags & SDVO_OUTPUT_YPRPB0)
2219                 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_YPRPB0))
2220                         return false;
2221
2222         if (flags & SDVO_OUTPUT_RGB0)
2223                 if (!intel_sdvo_analog_init(intel_sdvo, 0))
2224                         return false;
2225
2226         if ((flags & SDVO_RGB_MASK) == SDVO_RGB_MASK)
2227                 if (!intel_sdvo_analog_init(intel_sdvo, 1))
2228                         return false;
2229
2230         if (flags & SDVO_OUTPUT_LVDS0)
2231                 if (!intel_sdvo_lvds_init(intel_sdvo, 0))
2232                         return false;
2233
2234         if ((flags & SDVO_LVDS_MASK) == SDVO_LVDS_MASK)
2235                 if (!intel_sdvo_lvds_init(intel_sdvo, 1))
2236                         return false;
2237
2238         if ((flags & SDVO_OUTPUT_MASK) == 0) {
2239                 unsigned char bytes[2];
2240
2241                 intel_sdvo->controlled_output = 0;
2242                 memcpy(bytes, &intel_sdvo->caps.output_flags, 2);
2243                 DRM_DEBUG_KMS("%s: Unknown SDVO output type (0x%02x%02x)\n",
2244                               SDVO_NAME(intel_sdvo),
2245                               bytes[0], bytes[1]);
2246                 return false;
2247         }
2248         intel_sdvo->base.crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
2249
2250         return true;
2251 }
2252
2253 static bool intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo,
2254                                           struct intel_sdvo_connector *intel_sdvo_connector,
2255                                           int type)
2256 {
2257         struct drm_device *dev = intel_sdvo->base.base.dev;
2258         struct intel_sdvo_tv_format format;
2259         uint32_t format_map, i;
2260
2261         if (!intel_sdvo_set_target_output(intel_sdvo, type))
2262                 return false;
2263
2264         BUILD_BUG_ON(sizeof(format) != 6);
2265         if (!intel_sdvo_get_value(intel_sdvo,
2266                                   SDVO_CMD_GET_SUPPORTED_TV_FORMATS,
2267                                   &format, sizeof(format)))
2268                 return false;
2269
2270         memcpy(&format_map, &format, min(sizeof(format_map), sizeof(format)));
2271
2272         if (format_map == 0)
2273                 return false;
2274
2275         intel_sdvo_connector->format_supported_num = 0;
2276         for (i = 0 ; i < TV_FORMAT_NUM; i++)
2277                 if (format_map & (1 << i))
2278                         intel_sdvo_connector->tv_format_supported[intel_sdvo_connector->format_supported_num++] = i;
2279
2280
2281         intel_sdvo_connector->tv_format =
2282                         drm_property_create(dev, DRM_MODE_PROP_ENUM,
2283                                             "mode", intel_sdvo_connector->format_supported_num);
2284         if (!intel_sdvo_connector->tv_format)
2285                 return false;
2286
2287         for (i = 0; i < intel_sdvo_connector->format_supported_num; i++)
2288                 drm_property_add_enum(
2289                                 intel_sdvo_connector->tv_format, i,
2290                                 i, tv_format_names[intel_sdvo_connector->tv_format_supported[i]]);
2291
2292         intel_sdvo->tv_format_index = intel_sdvo_connector->tv_format_supported[0];
2293         drm_connector_attach_property(&intel_sdvo_connector->base.base,
2294                                       intel_sdvo_connector->tv_format, 0);
2295         return true;
2296
2297 }
2298
2299 #define ENHANCEMENT(name, NAME) do { \
2300         if (enhancements.name) { \
2301                 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_MAX_##NAME, &data_value, 4) || \
2302                     !intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_##NAME, &response, 2)) \
2303                         return false; \
2304                 intel_sdvo_connector->max_##name = data_value[0]; \
2305                 intel_sdvo_connector->cur_##name = response; \
2306                 intel_sdvo_connector->name = \
2307                         drm_property_create_range(dev, 0, #name, 0, data_value[0]); \
2308                 if (!intel_sdvo_connector->name) return false; \
2309                 drm_connector_attach_property(connector, \
2310                                               intel_sdvo_connector->name, \
2311                                               intel_sdvo_connector->cur_##name); \
2312                 DRM_DEBUG_KMS(#name ": max %d, default %d, current %d\n", \
2313                               data_value[0], data_value[1], response); \
2314         } \
2315 } while (0)
2316
2317 static bool
2318 intel_sdvo_create_enhance_property_tv(struct intel_sdvo *intel_sdvo,
2319                                       struct intel_sdvo_connector *intel_sdvo_connector,
2320                                       struct intel_sdvo_enhancements_reply enhancements)
2321 {
2322         struct drm_device *dev = intel_sdvo->base.base.dev;
2323         struct drm_connector *connector = &intel_sdvo_connector->base.base;
2324         uint16_t response, data_value[2];
2325
2326         /* when horizontal overscan is supported, Add the left/right  property */
2327         if (enhancements.overscan_h) {
2328                 if (!intel_sdvo_get_value(intel_sdvo,
2329                                           SDVO_CMD_GET_MAX_OVERSCAN_H,
2330                                           &data_value, 4))
2331                         return false;
2332
2333                 if (!intel_sdvo_get_value(intel_sdvo,
2334                                           SDVO_CMD_GET_OVERSCAN_H,
2335                                           &response, 2))
2336                         return false;
2337
2338                 intel_sdvo_connector->max_hscan = data_value[0];
2339                 intel_sdvo_connector->left_margin = data_value[0] - response;
2340                 intel_sdvo_connector->right_margin = intel_sdvo_connector->left_margin;
2341                 intel_sdvo_connector->left =
2342                         drm_property_create_range(dev, 0, "left_margin", 0, data_value[0]);
2343                 if (!intel_sdvo_connector->left)
2344                         return false;
2345
2346                 drm_connector_attach_property(connector,
2347                                               intel_sdvo_connector->left,
2348                                               intel_sdvo_connector->left_margin);
2349
2350                 intel_sdvo_connector->right =
2351                         drm_property_create_range(dev, 0, "right_margin", 0, data_value[0]);
2352                 if (!intel_sdvo_connector->right)
2353                         return false;
2354
2355                 drm_connector_attach_property(connector,
2356                                               intel_sdvo_connector->right,
2357                                               intel_sdvo_connector->right_margin);
2358                 DRM_DEBUG_KMS("h_overscan: max %d, "
2359                               "default %d, current %d\n",
2360                               data_value[0], data_value[1], response);
2361         }
2362
2363         if (enhancements.overscan_v) {
2364                 if (!intel_sdvo_get_value(intel_sdvo,
2365                                           SDVO_CMD_GET_MAX_OVERSCAN_V,
2366                                           &data_value, 4))
2367                         return false;
2368
2369                 if (!intel_sdvo_get_value(intel_sdvo,
2370                                           SDVO_CMD_GET_OVERSCAN_V,
2371                                           &response, 2))
2372                         return false;
2373
2374                 intel_sdvo_connector->max_vscan = data_value[0];
2375                 intel_sdvo_connector->top_margin = data_value[0] - response;
2376                 intel_sdvo_connector->bottom_margin = intel_sdvo_connector->top_margin;
2377                 intel_sdvo_connector->top =
2378                         drm_property_create_range(dev, 0,
2379                                             "top_margin", 0, data_value[0]);
2380                 if (!intel_sdvo_connector->top)
2381                         return false;
2382
2383                 drm_connector_attach_property(connector,
2384                                               intel_sdvo_connector->top,
2385                                               intel_sdvo_connector->top_margin);
2386
2387                 intel_sdvo_connector->bottom =
2388                         drm_property_create_range(dev, 0,
2389                                             "bottom_margin", 0, data_value[0]);
2390                 if (!intel_sdvo_connector->bottom)
2391                         return false;
2392
2393                 drm_connector_attach_property(connector,
2394                                               intel_sdvo_connector->bottom,
2395                                               intel_sdvo_connector->bottom_margin);
2396                 DRM_DEBUG_KMS("v_overscan: max %d, "
2397                               "default %d, current %d\n",
2398                               data_value[0], data_value[1], response);
2399         }
2400
2401         ENHANCEMENT(hpos, HPOS);
2402         ENHANCEMENT(vpos, VPOS);
2403         ENHANCEMENT(saturation, SATURATION);
2404         ENHANCEMENT(contrast, CONTRAST);
2405         ENHANCEMENT(hue, HUE);
2406         ENHANCEMENT(sharpness, SHARPNESS);
2407         ENHANCEMENT(brightness, BRIGHTNESS);
2408         ENHANCEMENT(flicker_filter, FLICKER_FILTER);
2409         ENHANCEMENT(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE);
2410         ENHANCEMENT(flicker_filter_2d, FLICKER_FILTER_2D);
2411         ENHANCEMENT(tv_chroma_filter, TV_CHROMA_FILTER);
2412         ENHANCEMENT(tv_luma_filter, TV_LUMA_FILTER);
2413
2414         if (enhancements.dot_crawl) {
2415                 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_DOT_CRAWL, &response, 2))
2416                         return false;
2417
2418                 intel_sdvo_connector->max_dot_crawl = 1;
2419                 intel_sdvo_connector->cur_dot_crawl = response & 0x1;
2420                 intel_sdvo_connector->dot_crawl =
2421                         drm_property_create_range(dev, 0, "dot_crawl", 0, 1);
2422                 if (!intel_sdvo_connector->dot_crawl)
2423                         return false;
2424
2425                 drm_connector_attach_property(connector,
2426                                               intel_sdvo_connector->dot_crawl,
2427                                               intel_sdvo_connector->cur_dot_crawl);
2428                 DRM_DEBUG_KMS("dot crawl: current %d\n", response);
2429         }
2430
2431         return true;
2432 }
2433
2434 static bool
2435 intel_sdvo_create_enhance_property_lvds(struct intel_sdvo *intel_sdvo,
2436                                         struct intel_sdvo_connector *intel_sdvo_connector,
2437                                         struct intel_sdvo_enhancements_reply enhancements)
2438 {
2439         struct drm_device *dev = intel_sdvo->base.base.dev;
2440         struct drm_connector *connector = &intel_sdvo_connector->base.base;
2441         uint16_t response, data_value[2];
2442
2443         ENHANCEMENT(brightness, BRIGHTNESS);
2444
2445         return true;
2446 }
2447 #undef ENHANCEMENT
2448
2449 static bool intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo,
2450                                                struct intel_sdvo_connector *intel_sdvo_connector)
2451 {
2452         union {
2453                 struct intel_sdvo_enhancements_reply reply;
2454                 uint16_t response;
2455         } enhancements;
2456
2457         BUILD_BUG_ON(sizeof(enhancements) != 2);
2458
2459         enhancements.response = 0;
2460         intel_sdvo_get_value(intel_sdvo,
2461                              SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS,
2462                              &enhancements, sizeof(enhancements));
2463         if (enhancements.response == 0) {
2464                 DRM_DEBUG_KMS("No enhancement is supported\n");
2465                 return true;
2466         }
2467
2468         if (IS_TV(intel_sdvo_connector))
2469                 return intel_sdvo_create_enhance_property_tv(intel_sdvo, intel_sdvo_connector, enhancements.reply);
2470         else if (IS_LVDS(intel_sdvo_connector))
2471                 return intel_sdvo_create_enhance_property_lvds(intel_sdvo, intel_sdvo_connector, enhancements.reply);
2472         else
2473                 return true;
2474 }
2475
2476 static int intel_sdvo_ddc_proxy_xfer(struct i2c_adapter *adapter,
2477                                      struct i2c_msg *msgs,
2478                                      int num)
2479 {
2480         struct intel_sdvo *sdvo = adapter->algo_data;
2481
2482         if (!intel_sdvo_set_control_bus_switch(sdvo, sdvo->ddc_bus))
2483                 return -EIO;
2484
2485         return sdvo->i2c->algo->master_xfer(sdvo->i2c, msgs, num);
2486 }
2487
2488 static u32 intel_sdvo_ddc_proxy_func(struct i2c_adapter *adapter)
2489 {
2490         struct intel_sdvo *sdvo = adapter->algo_data;
2491         return sdvo->i2c->algo->functionality(sdvo->i2c);
2492 }
2493
2494 static const struct i2c_algorithm intel_sdvo_ddc_proxy = {
2495         .master_xfer    = intel_sdvo_ddc_proxy_xfer,
2496         .functionality  = intel_sdvo_ddc_proxy_func
2497 };
2498
2499 static bool
2500 intel_sdvo_init_ddc_proxy(struct intel_sdvo *sdvo,
2501                           struct drm_device *dev)
2502 {
2503         sdvo->ddc.owner = THIS_MODULE;
2504         sdvo->ddc.class = I2C_CLASS_DDC;
2505         snprintf(sdvo->ddc.name, I2C_NAME_SIZE, "SDVO DDC proxy");
2506         sdvo->ddc.dev.parent = &dev->pdev->dev;
2507         sdvo->ddc.algo_data = sdvo;
2508         sdvo->ddc.algo = &intel_sdvo_ddc_proxy;
2509
2510         return i2c_add_adapter(&sdvo->ddc) == 0;
2511 }
2512
2513 bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg, bool is_sdvob)
2514 {
2515         struct drm_i915_private *dev_priv = dev->dev_private;
2516         struct intel_encoder *intel_encoder;
2517         struct intel_sdvo *intel_sdvo;
2518         int i;
2519
2520         intel_sdvo = kzalloc(sizeof(struct intel_sdvo), GFP_KERNEL);
2521         if (!intel_sdvo)
2522                 return false;
2523
2524         intel_sdvo->sdvo_reg = sdvo_reg;
2525         intel_sdvo->is_sdvob = is_sdvob;
2526         intel_sdvo->slave_addr = intel_sdvo_get_slave_addr(dev, intel_sdvo) >> 1;
2527         intel_sdvo_select_i2c_bus(dev_priv, intel_sdvo, sdvo_reg);
2528         if (!intel_sdvo_init_ddc_proxy(intel_sdvo, dev)) {
2529                 kfree(intel_sdvo);
2530                 return false;
2531         }
2532
2533         /* encoder type will be decided later */
2534         intel_encoder = &intel_sdvo->base;
2535         intel_encoder->type = INTEL_OUTPUT_SDVO;
2536         drm_encoder_init(dev, &intel_encoder->base, &intel_sdvo_enc_funcs, 0);
2537
2538         /* Read the regs to test if we can talk to the device */
2539         for (i = 0; i < 0x40; i++) {
2540                 u8 byte;
2541
2542                 if (!intel_sdvo_read_byte(intel_sdvo, i, &byte)) {
2543                         DRM_DEBUG_KMS("No SDVO device found on %s\n",
2544                                       SDVO_NAME(intel_sdvo));
2545                         goto err;
2546                 }
2547         }
2548
2549         if (intel_sdvo->is_sdvob)
2550                 dev_priv->hotplug_supported_mask |= SDVOB_HOTPLUG_INT_STATUS;
2551         else
2552                 dev_priv->hotplug_supported_mask |= SDVOC_HOTPLUG_INT_STATUS;
2553
2554         drm_encoder_helper_add(&intel_encoder->base, &intel_sdvo_helper_funcs);
2555
2556         /* In default case sdvo lvds is false */
2557         if (!intel_sdvo_get_capabilities(intel_sdvo, &intel_sdvo->caps))
2558                 goto err;
2559
2560         /* Set up hotplug command - note paranoia about contents of reply.
2561          * We assume that the hardware is in a sane state, and only touch
2562          * the bits we think we understand.
2563          */
2564         intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_ACTIVE_HOT_PLUG,
2565                              &intel_sdvo->hotplug_active, 2);
2566         intel_sdvo->hotplug_active[0] &= ~0x3;
2567
2568         if (intel_sdvo_output_setup(intel_sdvo,
2569                                     intel_sdvo->caps.output_flags) != true) {
2570                 DRM_DEBUG_KMS("SDVO output failed to setup on %s\n",
2571                               SDVO_NAME(intel_sdvo));
2572                 goto err;
2573         }
2574
2575         intel_sdvo_select_ddc_bus(dev_priv, intel_sdvo, sdvo_reg);
2576
2577         /* Set the input timing to the screen. Assume always input 0. */
2578         if (!intel_sdvo_set_target_input(intel_sdvo))
2579                 goto err;
2580
2581         if (!intel_sdvo_get_input_pixel_clock_range(intel_sdvo,
2582                                                     &intel_sdvo->pixel_clock_min,
2583                                                     &intel_sdvo->pixel_clock_max))
2584                 goto err;
2585
2586         DRM_DEBUG_KMS("%s device VID/DID: %02X:%02X.%02X, "
2587                         "clock range %dMHz - %dMHz, "
2588                         "input 1: %c, input 2: %c, "
2589                         "output 1: %c, output 2: %c\n",
2590                         SDVO_NAME(intel_sdvo),
2591                         intel_sdvo->caps.vendor_id, intel_sdvo->caps.device_id,
2592                         intel_sdvo->caps.device_rev_id,
2593                         intel_sdvo->pixel_clock_min / 1000,
2594                         intel_sdvo->pixel_clock_max / 1000,
2595                         (intel_sdvo->caps.sdvo_inputs_mask & 0x1) ? 'Y' : 'N',
2596                         (intel_sdvo->caps.sdvo_inputs_mask & 0x2) ? 'Y' : 'N',
2597                         /* check currently supported outputs */
2598                         intel_sdvo->caps.output_flags &
2599                         (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_RGB0) ? 'Y' : 'N',
2600                         intel_sdvo->caps.output_flags &
2601                         (SDVO_OUTPUT_TMDS1 | SDVO_OUTPUT_RGB1) ? 'Y' : 'N');
2602         return true;
2603
2604 err:
2605         drm_encoder_cleanup(&intel_encoder->base);
2606         i2c_del_adapter(&intel_sdvo->ddc);
2607         kfree(intel_sdvo);
2608
2609         return false;
2610 }