2 * Copyright 2012 Red Hat Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
25 #include <subdev/gpio.h>
27 struct nv50_gpio_priv {
28 struct nouveau_gpio base;
32 nv50_gpio_reset(struct nouveau_gpio *gpio, u8 match)
34 struct nouveau_bios *bios = nouveau_bios(gpio);
35 struct nv50_gpio_priv *priv = (void *)gpio;
40 while ((entry = dcb_gpio_entry(bios, 0, ++ent, &ver, &len))) {
41 static const u32 regs[] = { 0xe100, 0xe28c };
42 u32 data = nv_ro32(bios, entry);
43 u8 line = (data & 0x0000001f);
44 u8 func = (data & 0x0000ff00) >> 8;
45 u8 defs = !!(data & 0x01000000);
46 u8 unk0 = !!(data & 0x02000000);
47 u8 unk1 = !!(data & 0x04000000);
48 u32 val = (unk1 << 16) | unk0;
49 u32 reg = regs[line >> 4]; line &= 0x0f;
51 if ( func == DCB_GPIO_UNUSED ||
52 (match != DCB_GPIO_UNUSED && match != func))
55 gpio->set(gpio, 0, func, line, defs);
57 nv_mask(priv, reg, 0x00010001 << line, val << line);
62 nv50_gpio_location(int line, u32 *reg, u32 *shift)
64 const u32 nv50_gpio_reg[4] = { 0xe104, 0xe108, 0xe280, 0xe284 };
69 *reg = nv50_gpio_reg[line >> 3];
70 *shift = (line & 7) << 2;
75 nv50_gpio_drive(struct nouveau_gpio *gpio, int line, int dir, int out)
79 if (nv50_gpio_location(line, ®, &shift))
82 nv_mask(gpio, reg, 7 << shift, (((dir ^ 1) << 1) | out) << shift);
87 nv50_gpio_sense(struct nouveau_gpio *gpio, int line)
91 if (nv50_gpio_location(line, ®, &shift))
94 return !!(nv_rd32(gpio, reg) & (4 << shift));
98 nv50_gpio_irq_enable(struct nouveau_gpio *gpio, int line, bool on)
100 u32 reg = line < 16 ? 0xe050 : 0xe070;
101 u32 mask = 0x00010001 << (line & 0xf);
103 nv_wr32(gpio, reg + 4, mask);
104 nv_mask(gpio, reg + 0, mask, on ? mask : 0);
108 nv50_gpio_intr(struct nouveau_subdev *subdev)
110 struct nv50_gpio_priv *priv = (void *)subdev;
111 u32 intr0, intr1 = 0;
114 intr0 = nv_rd32(priv, 0xe054) & nv_rd32(priv, 0xe050);
115 if (nv_device(priv)->chipset >= 0x90)
116 intr1 = nv_rd32(priv, 0xe074) & nv_rd32(priv, 0xe070);
118 hi = (intr0 & 0x0000ffff) | (intr1 << 16);
119 lo = (intr0 >> 16) | (intr1 & 0xffff0000);
120 priv->base.isr_run(&priv->base, 0, hi | lo);
122 nv_wr32(priv, 0xe054, intr0);
123 if (nv_device(priv)->chipset >= 0x90)
124 nv_wr32(priv, 0xe074, intr1);
128 nv50_gpio_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
129 struct nouveau_oclass *oclass, void *data, u32 size,
130 struct nouveau_object **pobject)
132 struct nv50_gpio_priv *priv;
135 ret = nouveau_gpio_create(parent, engine, oclass, &priv);
136 *pobject = nv_object(priv);
140 priv->base.reset = nv50_gpio_reset;
141 priv->base.drive = nv50_gpio_drive;
142 priv->base.sense = nv50_gpio_sense;
143 priv->base.irq_enable = nv50_gpio_irq_enable;
144 nv_subdev(priv)->intr = nv50_gpio_intr;
149 nv50_gpio_dtor(struct nouveau_object *object)
151 struct nv50_gpio_priv *priv = (void *)object;
152 nouveau_gpio_destroy(&priv->base);
156 nv50_gpio_init(struct nouveau_object *object)
158 struct nv50_gpio_priv *priv = (void *)object;
161 ret = nouveau_gpio_init(&priv->base);
165 /* disable, and ack any pending gpio interrupts */
166 nv_wr32(priv, 0xe050, 0x00000000);
167 nv_wr32(priv, 0xe054, 0xffffffff);
168 if (nv_device(priv)->chipset >= 0x90) {
169 nv_wr32(priv, 0xe070, 0x00000000);
170 nv_wr32(priv, 0xe074, 0xffffffff);
177 nv50_gpio_fini(struct nouveau_object *object, bool suspend)
179 struct nv50_gpio_priv *priv = (void *)object;
180 nv_wr32(priv, 0xe050, 0x00000000);
181 if (nv_device(priv)->chipset >= 0x90)
182 nv_wr32(priv, 0xe070, 0x00000000);
183 return nouveau_gpio_fini(&priv->base, suspend);
186 struct nouveau_oclass
188 .handle = NV_SUBDEV(GPIO, 0x50),
189 .ofuncs = &(struct nouveau_ofuncs) {
190 .ctor = nv50_gpio_ctor,
191 .dtor = nv50_gpio_dtor,
192 .init = nv50_gpio_init,
193 .fini = nv50_gpio_fini,