]> git.kernelconcepts.de Git - karo-tx-linux.git/blob - Documentation/devicetree/bindings/arm/davinci/nand.txt
Merge branch 'tip/perf/core' of git://git.kernel.org/pub/scm/linux/kernel/git/rostedt...
[karo-tx-linux.git] / Documentation / devicetree / bindings / arm / davinci / nand.txt
1 * Texas Instruments Davinci NAND
2
3 This file provides information, what the device node for the
4 davinci nand interface contain.
5
6 Required properties:
7 - compatible: "ti,davinci-nand";
8 - reg : contain 2 offset/length values:
9         - offset and length for the access window
10         - offset and length for accessing the aemif control registers
11 - ti,davinci-chipselect: Indicates on the davinci_nand driver which
12                          chipselect is used for accessing the nand.
13
14 Recommended properties :
15 - ti,davinci-mask-ale: mask for ale
16 - ti,davinci-mask-cle: mask for cle
17 - ti,davinci-mask-chipsel: mask for chipselect
18 - ti,davinci-ecc-mode: ECC mode valid values for davinci driver:
19                 - "none"
20                 - "soft"
21                 - "hw"
22 - ti,davinci-ecc-bits: used ECC bits, currently supported 1 or 4.
23 - ti,davinci-nand-buswidth: buswidth 8 or 16
24 - ti,davinci-nand-use-bbt: use flash based bad block table support.
25
26 Example (enbw_cmc board):
27 aemif@60000000 {
28         compatible = "ti,davinci-aemif";
29         #address-cells = <2>;
30         #size-cells = <1>;
31         reg = <0x68000000 0x80000>;
32         ranges = <2 0 0x60000000 0x02000000
33                   3 0 0x62000000 0x02000000
34                   4 0 0x64000000 0x02000000
35                   5 0 0x66000000 0x02000000
36                   6 0 0x68000000 0x02000000>;
37         nand@3,0 {
38                 compatible = "ti,davinci-nand";
39                 reg = <3 0x0 0x807ff
40                         6 0x0 0x8000>;
41                 #address-cells = <1>;
42                 #size-cells = <1>;
43                 ti,davinci-chipselect = <1>;
44                 ti,davinci-mask-ale = <0>;
45                 ti,davinci-mask-cle = <0>;
46                 ti,davinci-mask-chipsel = <0>;
47                 ti,davinci-ecc-mode = "hw";
48                 ti,davinci-ecc-bits = <4>;
49                 ti,davinci-nand-use-bbt;
50         };
51 };