]> git.kernelconcepts.de Git - karo-tx-linux.git/blob - arch/powerpc/boot/dts/fsl/b4860si-post.dtsi
Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/dtor/input
[karo-tx-linux.git] / arch / powerpc / boot / dts / fsl / b4860si-post.dtsi
1 /*
2  * B4860 Silicon/SoC Device Tree Source (post include)
3  *
4  * Copyright 2012 - 2014 Freescale Semiconductor Inc.
5  *
6  * Redistribution and use in source and binary forms, with or without
7  * modification, are permitted provided that the following conditions are met:
8  *     * Redistributions of source code must retain the above copyright
9  *       notice, this list of conditions and the following disclaimer.
10  *     * Redistributions in binary form must reproduce the above copyright
11  *       notice, this list of conditions and the following disclaimer in the
12  *       documentation and/or other materials provided with the distribution.
13  *     * Neither the name of Freescale Semiconductor nor the
14  *       names of its contributors may be used to endorse or promote products
15  *       derived from this software without specific prior written permission.
16  *
17  *
18  * ALTERNATIVELY, this software may be distributed under the terms of the
19  * GNU General Public License ("GPL") as published by the Free Software
20  * Foundation, either version 2 of that License or (at your option) any
21  * later version.
22  *
23  * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
24  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
25  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
26  * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
27  * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
28  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
29  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
30  * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
31  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
32  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33  */
34
35 /include/ "b4si-post.dtsi"
36
37 /* controller at 0x200000 */
38 &pci0 {
39         compatible = "fsl,b4860-pcie", "fsl,qoriq-pcie-v2.4";
40 };
41
42 &rio {
43         compatible = "fsl,srio";
44         interrupts = <16 2 1 20>;
45         #address-cells = <2>;
46         #size-cells = <2>;
47         fsl,iommu-parent = <&pamu0>;
48         ranges;
49
50         port1 {
51                 #address-cells = <2>;
52                 #size-cells = <2>;
53                 cell-index = <1>;
54                 fsl,liodn-reg = <&guts 0x510>; /* RIO1LIODNR */
55         };
56
57         port2 {
58                 #address-cells = <2>;
59                 #size-cells = <2>;
60                 cell-index = <2>;
61                 fsl,liodn-reg = <&guts 0x514>; /* RIO2LIODNR */
62         };
63 };
64
65 &dcsr {
66         dcsr-epu@0 {
67                 compatible = "fsl,b4860-dcsr-epu", "fsl,dcsr-epu";
68         };
69         dcsr-npc {
70                 compatible = "fsl,b4860-dcsr-cnpc", "fsl,dcsr-cnpc";
71         };
72         dcsr-dpaa@9000 {
73                 compatible = "fsl,b4860-dcsr-dpaa", "fsl,dcsr-dpaa";
74         };
75         dcsr-ocn@11000 {
76                 compatible = "fsl,b4860-dcsr-ocn", "fsl,dcsr-ocn";
77         };
78         dcsr-ddr@13000 {
79                 compatible = "fsl,dcsr-ddr";
80                 dev-handle = <&ddr2>;
81                 reg = <0x13000 0x1000>;
82         };
83         dcsr-nal@18000 {
84                 compatible = "fsl,b4860-dcsr-nal", "fsl,dcsr-nal";
85         };
86         dcsr-rcpm@22000 {
87                 compatible = "fsl,b4860-dcsr-rcpm", "fsl,dcsr-rcpm";
88         };
89         dcsr-snpc@30000 {
90                 compatible = "fsl,b4860-dcsr-snpc", "fsl,dcsr-snpc";
91         };
92         dcsr-snpc@31000 {
93                 compatible = "fsl,b4860-dcsr-snpc", "fsl,dcsr-snpc";
94         };
95         dcsr-cpu-sb-proxy@108000 {
96                 compatible = "fsl,dcsr-e6500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
97                 cpu-handle = <&cpu1>;
98                 reg = <0x108000 0x1000 0x109000 0x1000>;
99         };
100         dcsr-cpu-sb-proxy@110000 {
101                 compatible = "fsl,dcsr-e6500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
102                 cpu-handle = <&cpu2>;
103                 reg = <0x110000 0x1000 0x111000 0x1000>;
104         };
105         dcsr-cpu-sb-proxy@118000 {
106                 compatible = "fsl,dcsr-e6500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
107                 cpu-handle = <&cpu3>;
108                 reg = <0x118000 0x1000 0x119000 0x1000>;
109         };
110 };
111
112 &bportals {
113         bman-portal@38000 {
114                 compatible = "fsl,bman-portal";
115                 reg = <0x38000 0x4000>, <0x100e000 0x1000>;
116                 interrupts = <133 2 0 0>;
117         };
118         bman-portal@3c000 {
119                 compatible = "fsl,bman-portal";
120                 reg = <0x3c000 0x4000>, <0x100f000 0x1000>;
121                 interrupts = <135 2 0 0>;
122         };
123         bman-portal@40000 {
124                 compatible = "fsl,bman-portal";
125                 reg = <0x40000 0x4000>, <0x1010000 0x1000>;
126                 interrupts = <137 2 0 0>;
127         };
128         bman-portal@44000 {
129                 compatible = "fsl,bman-portal";
130                 reg = <0x44000 0x4000>, <0x1011000 0x1000>;
131                 interrupts = <139 2 0 0>;
132         };
133         bman-portal@48000 {
134                 compatible = "fsl,bman-portal";
135                 reg = <0x48000 0x4000>, <0x1012000 0x1000>;
136                 interrupts = <141 2 0 0>;
137         };
138         bman-portal@4c000 {
139                 compatible = "fsl,bman-portal";
140                 reg = <0x4c000 0x4000>, <0x1013000 0x1000>;
141                 interrupts = <143 2 0 0>;
142         };
143         bman-portal@50000 {
144                 compatible = "fsl,bman-portal";
145                 reg = <0x50000 0x4000>, <0x1014000 0x1000>;
146                 interrupts = <145 2 0 0>;
147         };
148         bman-portal@54000 {
149                 compatible = "fsl,bman-portal";
150                 reg = <0x54000 0x4000>, <0x1015000 0x1000>;
151                 interrupts = <147 2 0 0>;
152         };
153         bman-portal@58000 {
154                 compatible = "fsl,bman-portal";
155                 reg = <0x58000 0x4000>, <0x1016000 0x1000>;
156                 interrupts = <149 2 0 0>;
157         };
158         bman-portal@5c000 {
159                 compatible = "fsl,bman-portal";
160                 reg = <0x5c000 0x4000>, <0x1017000 0x1000>;
161                 interrupts = <151 2 0 0>;
162         };
163         bman-portal@60000 {
164                 compatible = "fsl,bman-portal";
165                 reg = <0x60000 0x4000>, <0x1018000 0x1000>;
166                 interrupts = <153 2 0 0>;
167         };
168 };
169
170 &qportals {
171         qportal14: qman-portal@38000 {
172                 compatible = "fsl,qman-portal";
173                 reg = <0x38000 0x4000>, <0x100e000 0x1000>;
174                 interrupts = <132 0x2 0 0>;
175                 cell-index = <0xe>;
176         };
177         qportal15: qman-portal@3c000 {
178                 compatible = "fsl,qman-portal";
179                 reg = <0x3c000 0x4000>, <0x100f000 0x1000>;
180                 interrupts = <134 0x2 0 0>;
181                 cell-index = <0xf>;
182         };
183         qportal16: qman-portal@40000 {
184                 compatible = "fsl,qman-portal";
185                 reg = <0x40000 0x4000>, <0x1010000 0x1000>;
186                 interrupts = <136 0x2 0 0>;
187                 cell-index = <0x10>;
188         };
189         qportal17: qman-portal@44000 {
190                 compatible = "fsl,qman-portal";
191                 reg = <0x44000 0x4000>, <0x1011000 0x1000>;
192                 interrupts = <138 0x2 0 0>;
193                 cell-index = <0x11>;
194         };
195         qportal18: qman-portal@48000 {
196                 compatible = "fsl,qman-portal";
197                 reg = <0x48000 0x4000>, <0x1012000 0x1000>;
198                 interrupts = <140 0x2 0 0>;
199                 cell-index = <0x12>;
200         };
201         qportal19: qman-portal@4c000 {
202                 compatible = "fsl,qman-portal";
203                 reg = <0x4c000 0x4000>, <0x1013000 0x1000>;
204                 interrupts = <142 0x2 0 0>;
205                 cell-index = <0x13>;
206         };
207         qportal20: qman-portal@50000 {
208                 compatible = "fsl,qman-portal";
209                 reg = <0x50000 0x4000>, <0x1014000 0x1000>;
210                 interrupts = <144 0x2 0 0>;
211                 cell-index = <0x14>;
212         };
213         qportal21: qman-portal@54000 {
214                 compatible = "fsl,qman-portal";
215                 reg = <0x54000 0x4000>, <0x1015000 0x1000>;
216                 interrupts = <146 0x2 0 0>;
217                 cell-index = <0x15>;
218         };
219         qportal22: qman-portal@58000 {
220                 compatible = "fsl,qman-portal";
221                 reg = <0x58000 0x4000>, <0x1016000 0x1000>;
222                 interrupts = <148 0x2 0 0>;
223                 cell-index = <0x16>;
224         };
225         qportal23: qman-portal@5c000 {
226                 compatible = "fsl,qman-portal";
227                 reg = <0x5c000 0x4000>, <0x1017000 0x1000>;
228                 interrupts = <150 0x2 0 0>;
229                 cell-index = <0x17>;
230         };
231         qportal24: qman-portal@60000 {
232                 compatible = "fsl,qman-portal";
233                 reg = <0x60000 0x4000>, <0x1018000 0x1000>;
234                 interrupts = <152 0x2 0 0>;
235                 cell-index = <0x18>;
236         };
237 };
238
239 &soc {
240         ddr2: memory-controller@9000 {
241                 compatible = "fsl,qoriq-memory-controller-v4.5", "fsl,qoriq-memory-controller";
242                 reg = <0x9000 0x1000>;
243                 interrupts = <16 2 1 9>;
244         };
245
246         cpc: l3-cache-controller@10000 {
247                 compatible = "fsl,b4860-l3-cache-controller", "cache";
248         };
249
250         guts: global-utilities@e0000 {
251                 compatible = "fsl,b4860-device-config", "fsl,qoriq-device-config-2.0";
252         };
253
254         global-utilities@e1000 {
255                 compatible = "fsl,b4860-clockgen", "fsl,b4-clockgen",
256                               "fsl,qoriq-clockgen-2.0";
257         };
258
259         rcpm: global-utilities@e2000 {
260                 compatible = "fsl,b4860-rcpm", "fsl,qoriq-rcpm-2.0";
261         };
262
263         L2: l2-cache-controller@c20000 {
264                 compatible = "fsl,b4860-l2-cache-controller";
265         };
266 };