]> git.kernelconcepts.de Git - karo-tx-uboot.git/blob - include/configs/dra7xx_evm.h
avr32: delete non generic board mimc200
[karo-tx-uboot.git] / include / configs / dra7xx_evm.h
1 /*
2  * (C) Copyright 2013
3  * Texas Instruments Incorporated.
4  * Lokesh Vutla   <lokeshvutla@ti.com>
5  *
6  * Configuration settings for the TI DRA7XX board.
7  * See ti_omap5_common.h for omap5 common settings.
8  *
9  * SPDX-License-Identifier:     GPL-2.0+
10  */
11
12 #ifndef __CONFIG_DRA7XX_EVM_H
13 #define __CONFIG_DRA7XX_EVM_H
14
15 #define CONFIG_DRA7XX
16 #define CONFIG_BOARD_EARLY_INIT_F
17
18 #ifndef CONFIG_QSPI_BOOT
19 /* MMC ENV related defines */
20 #define CONFIG_ENV_IS_IN_MMC
21 #define CONFIG_SYS_MMC_ENV_DEV          1       /* SLOT2: eMMC(1) */
22 #define CONFIG_ENV_SIZE                 (128 << 10)
23 #define CONFIG_ENV_OFFSET               0xE0000
24 #define CONFIG_ENV_OFFSET_REDUND        (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
25 #define CONFIG_SYS_REDUNDAND_ENVIRONMENT
26 #endif
27 #define CONFIG_CMD_SAVEENV
28
29 #if (CONFIG_CONS_INDEX == 1)
30 #define CONSOLEDEV                      "ttyO0"
31 #elif (CONFIG_CONS_INDEX == 3)
32 #define CONSOLEDEV                      "ttyO2"
33 #endif
34 #define CONFIG_SYS_NS16550_COM1         UART1_BASE      /* Base EVM has UART0 */
35 #define CONFIG_SYS_NS16550_COM2         UART2_BASE      /* UART2 */
36 #define CONFIG_SYS_NS16550_COM3         UART3_BASE      /* UART3 */
37 #define CONFIG_BAUDRATE                 115200
38
39 #define CONFIG_SYS_OMAP_ABE_SYSCK
40
41 /* Define the default GPT table for eMMC */
42 #define PARTS_DEFAULT \
43         "uuid_disk=${uuid_gpt_disk};" \
44         "name=rootfs,start=2MiB,size=-,uuid=${uuid_gpt_rootfs}"
45
46 #define DFU_ALT_INFO_MMC \
47         "dfu_alt_info_mmc=" \
48         "boot part 0 1;" \
49         "rootfs part 0 2;" \
50         "MLO fat 0 1;" \
51         "MLO.raw raw 0x100 0x100;" \
52         "u-boot.img.raw raw 0x300 0x400;" \
53         "spl-os-args.raw raw 0x80 0x80;" \
54         "spl-os-image.raw raw 0x900 0x2000;" \
55         "spl-os-args fat 0 1;" \
56         "spl-os-image fat 0 1;" \
57         "u-boot.img fat 0 1;" \
58         "uEnv.txt fat 0 1\0"
59
60 #define DFU_ALT_INFO_EMMC \
61         "dfu_alt_info_emmc=" \
62         "rawemmc raw 0 3751936;" \
63         "boot part 1 1;" \
64         "rootfs part 1 2;" \
65         "MLO fat 1 1;" \
66         "MLO.raw raw 0x100 0x100;" \
67         "u-boot.img.raw raw 0x300 0x400;" \
68         "spl-os-args.raw raw 0x80 0x80;" \
69         "spl-os-image.raw raw 0x900 0x2000;" \
70         "spl-os-args fat 1 1;" \
71         "spl-os-image fat 1 1;" \
72         "u-boot.img fat 1 1;" \
73         "uEnv.txt fat 1 1\0"
74
75 #define DFU_ALT_INFO_RAM \
76         "dfu_alt_info_ram=" \
77         "kernel ram 0x80200000 0x4000000;" \
78         "fdt ram 0x80f80000 0x80000;" \
79         "ramdisk ram 0x81000000 0x4000000\0"
80
81 #define DFUARGS \
82         "dfu_bufsiz=0x10000\0" \
83         DFU_ALT_INFO_MMC \
84         DFU_ALT_INFO_EMMC \
85         DFU_ALT_INFO_RAM
86
87 /* Fastboot */
88 #define CONFIG_CMD_FASTBOOT
89 #define CONFIG_ANDROID_BOOT_IMAGE
90 #define CONFIG_USB_FASTBOOT_BUF_ADDR    CONFIG_SYS_LOAD_ADDR
91 #define CONFIG_USB_FASTBOOT_BUF_SIZE    0x2F000000
92 #define CONFIG_FASTBOOT_FLASH
93 #define CONFIG_FASTBOOT_FLASH_MMC_DEV   1
94
95 #include <configs/ti_omap5_common.h>
96
97 /* Enhance our eMMC support / experience. */
98 #define CONFIG_CMD_GPT
99 #define CONFIG_EFI_PARTITION
100 #define CONFIG_HSMMC2_8BIT
101
102 /* CPSW Ethernet */
103 #define CONFIG_CMD_DHCP
104 #define CONFIG_BOOTP_DNS                /* Configurable parts of CMD_DHCP */
105 #define CONFIG_BOOTP_DNS2
106 #define CONFIG_BOOTP_SEND_HOSTNAME
107 #define CONFIG_BOOTP_GATEWAY
108 #define CONFIG_BOOTP_SUBNETMASK
109 #define CONFIG_NET_RETRY_COUNT          10
110 #define CONFIG_CMD_PING
111 #define CONFIG_CMD_MII
112 #define CONFIG_DRIVER_TI_CPSW           /* Driver for IP block */
113 #define CONFIG_MII                      /* Required in net/eth.c */
114 #define CONFIG_PHY_GIGE                 /* per-board part of CPSW */
115 #define CONFIG_PHYLIB
116
117 /* SPI */
118 #undef  CONFIG_OMAP3_SPI
119 #define CONFIG_TI_QSPI
120 #define CONFIG_SPI_FLASH
121 #define CONFIG_SPI_FLASH_SPANSION
122 #define CONFIG_CMD_SF
123 #define CONFIG_CMD_SPI
124 #define CONFIG_SPI_FLASH_BAR
125 #define CONFIG_TI_SPI_MMAP
126 #define CONFIG_SF_DEFAULT_SPEED                48000000
127 #define CONFIG_DEFAULT_SPI_MODE                SPI_MODE_3
128 #define CONFIG_QSPI_QUAD_SUPPORT
129
130 /*
131  * Default to using SPI for environment, etc.
132  * 0x000000 - 0x010000 : QSPI.SPL (64KiB)
133  * 0x010000 - 0x020000 : QSPI.SPL.backup1 (64KiB)
134  * 0x020000 - 0x030000 : QSPI.SPL.backup2 (64KiB)
135  * 0x030000 - 0x040000 : QSPI.SPL.backup3 (64KiB)
136  * 0x040000 - 0x140000 : QSPI.u-boot (1MiB)
137  * 0x140000 - 0x1C0000 : QSPI.u-boot-spl-os (512KiB)
138  * 0x1C0000 - 0x1D0000 : QSPI.u-boot-env (64KiB)
139  * 0x1D0000 - 0x1E0000 : QSPI.u-boot-env.backup1 (64KiB)
140  * 0x1E0000 - 0x9E0000 : QSPI.kernel (8MiB)
141  * 0x9E0000 - 0x2000000 : USERLAND
142  */
143 #define CONFIG_SYS_SPI_KERNEL_OFFS      0x1E0000
144 #define CONFIG_SYS_SPI_ARGS_OFFS        0x140000
145 #define CONFIG_SYS_SPI_ARGS_SIZE        0x80000
146 #if defined(CONFIG_QSPI_BOOT)
147 /* In SPL, use the environment and discard MMC support for space. */
148 #ifdef CONFIG_SPL_BUILD
149 #undef CONFIG_SPL_MMC_SUPPORT
150 #undef CONFIG_SPL_MAX_SIZE
151 #define CONFIG_SPL_MAX_SIZE             (64 << 10) /* 64 KiB */
152 #endif
153 #define CONFIG_SPL_ENV_SUPPORT
154 #define CONFIG_ENV_IS_IN_SPI_FLASH
155 #define CONFIG_SYS_REDUNDAND_ENVIRONMENT
156 #define CONFIG_ENV_SPI_MAX_HZ           CONFIG_SF_DEFAULT_SPEED
157 #define CONFIG_ENV_SIZE                 (64 << 10)
158 #define CONFIG_ENV_SECT_SIZE            (64 << 10) /* 64 KB sectors */
159 #define CONFIG_ENV_OFFSET               0x1C0000
160 #define CONFIG_ENV_OFFSET_REDUND        0x1D0000
161 #endif
162
163 /* SPI SPL */
164 #define CONFIG_SPL_SPI_SUPPORT
165 #define CONFIG_SPL_SPI_LOAD
166 #define CONFIG_SPL_SPI_FLASH_SUPPORT
167 #define CONFIG_SYS_SPI_U_BOOT_OFFS     0x40000
168
169 #define CONFIG_SUPPORT_EMMC_BOOT
170
171 /* USB xHCI HOST */
172 #define CONFIG_CMD_USB
173 #define CONFIG_USB_HOST
174 #define CONFIG_USB_XHCI
175 #define CONFIG_USB_XHCI_OMAP
176 #define CONFIG_USB_STORAGE
177 #define CONFIG_SYS_USB_XHCI_MAX_ROOT_PORTS 2
178
179 #define CONFIG_OMAP_USB_PHY
180 #define CONFIG_OMAP_USB2PHY2_HOST
181
182 /* USB GADGET */
183 #define CONFIG_USB_DWC3_PHY_OMAP
184 #define CONFIG_USB_DWC3_OMAP
185 #define CONFIG_USB_DWC3
186 #define CONFIG_USB_DWC3_GADGET
187
188 #define CONFIG_USB_GADGET
189 #define CONFIG_USBDOWNLOAD_GADGET
190 #define CONFIG_USB_GADGET_VBUS_DRAW 2
191 #define CONFIG_G_DNL_MANUFACTURER "Texas Instruments"
192 #define CONFIG_G_DNL_VENDOR_NUM 0x0451
193 #define CONFIG_G_DNL_PRODUCT_NUM 0xd022
194 #define CONFIG_USB_GADGET_DUALSPEED
195
196 /* USB Device Firmware Update support */
197 #define CONFIG_DFU_FUNCTION
198 #define CONFIG_DFU_RAM
199 #define CONFIG_CMD_DFU
200
201 #define CONFIG_DFU_MMC
202 #define CONFIG_DFU_RAM
203
204 /* SATA */
205 #define CONFIG_BOARD_LATE_INIT
206 #define CONFIG_CMD_SCSI
207 #define CONFIG_LIBATA
208 #define CONFIG_SCSI_AHCI
209 #define CONFIG_SCSI_AHCI_PLAT
210 #define CONFIG_SYS_SCSI_MAX_SCSI_ID     1
211 #define CONFIG_SYS_SCSI_MAX_LUN         1
212 #define CONFIG_SYS_SCSI_MAX_DEVICE      (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
213                                                 CONFIG_SYS_SCSI_MAX_LUN)
214
215 /* NAND support */
216 #ifdef CONFIG_NAND
217 /* NAND: device related configs */
218 #define CONFIG_SYS_NAND_PAGE_SIZE       2048
219 #define CONFIG_SYS_NAND_OOBSIZE         64
220 #define CONFIG_SYS_NAND_BLOCK_SIZE      (128*1024)
221 #define CONFIG_SYS_NAND_BUSWIDTH_16BIT
222 #define CONFIG_SYS_NAND_PAGE_COUNT      (CONFIG_SYS_NAND_BLOCK_SIZE / \
223                                          CONFIG_SYS_NAND_PAGE_SIZE)
224 #define CONFIG_SYS_NAND_5_ADDR_CYCLE
225 /* NAND: driver related configs */
226 #define CONFIG_NAND_OMAP_GPMC
227 #define CONFIG_NAND_OMAP_ELM
228 #define CONFIG_SYS_NAND_ONFI_DETECTION
229 #define CONFIG_NAND_OMAP_ECCSCHEME      OMAP_ECC_BCH8_CODE_HW
230 #define CONFIG_SYS_NAND_BAD_BLOCK_POS   NAND_LARGE_BADBLOCK_POS
231 #define CONFIG_SYS_NAND_ECCPOS          { 2, 3, 4, 5, 6, 7, 8, 9, \
232                                          10, 11, 12, 13, 14, 15, 16, 17, \
233                                          18, 19, 20, 21, 22, 23, 24, 25, \
234                                          26, 27, 28, 29, 30, 31, 32, 33, \
235                                          34, 35, 36, 37, 38, 39, 40, 41, \
236                                          42, 43, 44, 45, 46, 47, 48, 49, \
237                                          50, 51, 52, 53, 54, 55, 56, 57, }
238 #define CONFIG_SYS_NAND_ECCSIZE         512
239 #define CONFIG_SYS_NAND_ECCBYTES        14
240 #define MTDIDS_DEFAULT                  "nand0=nand.0"
241 #define MTDPARTS_DEFAULT                "mtdparts=nand.0:" \
242                                         "128k(NAND.SPL)," \
243                                         "128k(NAND.SPL.backup1)," \
244                                         "128k(NAND.SPL.backup2)," \
245                                         "128k(NAND.SPL.backup3)," \
246                                         "256k(NAND.u-boot-spl-os)," \
247                                         "1m(NAND.u-boot)," \
248                                         "128k(NAND.u-boot-env)," \
249                                         "128k(NAND.u-boot-env.backup1)," \
250                                         "8m(NAND.kernel)," \
251                                         "-(NAND.rootfs)"
252 #define CONFIG_SYS_NAND_U_BOOT_OFFS     0x000c0000
253 /* NAND: SPL related configs */
254 #ifdef CONFIG_SPL_NAND_SUPPORT
255 #define CONFIG_SPL_NAND_AM33XX_BCH
256 #endif
257 /* NAND: SPL falcon mode configs */
258 #ifdef CONFIG_SPL_OS_BOOT
259 #define CONFIG_CMD_SPL_NAND_OFS         0x00080000 /* os-boot params*/
260 #define CONFIG_SYS_NAND_SPL_KERNEL_OFFS 0x00200000 /* kernel offset */
261 #define CONFIG_CMD_SPL_WRITE_SIZE       0x2000
262 #endif
263 #endif /* !CONFIG_NAND */
264
265 /* Parallel NOR Support */
266 #if defined(CONFIG_NOR)
267 /* NOR: device related configs */
268 #define CONFIG_SYS_MAX_FLASH_SECT       512
269 #define CONFIG_SYS_FLASH_CFI_WIDTH      FLASH_CFI_16BIT
270 #define CONFIG_SYS_FLASH_SIZE           (64 * 1024 * 1024) /* 64 MB */
271 /* #define CONFIG_INIT_IGNORE_ERROR */
272 #undef CONFIG_SYS_NO_FLASH
273 #define CONFIG_CMD_FLASH
274 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
275 #define CONFIG_SYS_FLASH_PROTECTION
276 #define CONFIG_SYS_FLASH_CFI
277 #define CONFIG_FLASH_CFI_DRIVER
278 #define CONFIG_FLASH_CFI_MTD
279 #define CONFIG_SYS_MAX_FLASH_BANKS      1
280 #define CONFIG_SYS_FLASH_BASE           (0x08000000)
281 #define CONFIG_SYS_MONITOR_BASE         CONFIG_SYS_FLASH_BASE
282 /* Reduce SPL size by removing unlikey targets */
283 #ifdef CONFIG_NOR_BOOT
284 #define CONFIG_ENV_IS_IN_FLASH
285 #define CONFIG_ENV_SECT_SIZE            (128 * 1024)    /* 128 KiB */
286 #define MTDIDS_DEFAULT                  "nor0=physmap-flash.0"
287 #define MTDPARTS_DEFAULT                "mtdparts=physmap-flash.0:" \
288                                         "128k(NOR.SPL)," \
289                                         "128k(NOR.SPL.backup1)," \
290                                         "128k(NOR.SPL.backup2)," \
291                                         "128k(NOR.SPL.backup3)," \
292                                         "256k(NOR.u-boot-spl-os)," \
293                                         "1m(NOR.u-boot)," \
294                                         "128k(NOR.u-boot-env)," \
295                                         "128k(NOR.u-boot-env.backup1)," \
296                                         "8m(NOR.kernel)," \
297                                         "-(NOR.rootfs)"
298 #define CONFIG_ENV_OFFSET               0x001c0000
299 #define CONFIG_ENV_OFFSET_REDUND        0x001e0000
300 #endif
301 #endif  /* NOR support */
302
303 #endif /* __CONFIG_DRA7XX_EVM_H */