--- /dev/null
+/*
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+/include/ "imx6qdl.dtsi"
+
+/ {
+ cpus {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ cpu@0 {
+ compatible = "arm,cortex-a9";
+ reg = <0>;
+ next-level-cache = <&L2>;
+ operating-points = <
+ /* kHz uV */
+ 792000 1150000
+ 396000 950000
+ >;
+ clock-latency = <61036>; /* two CLK32 periods */
+ clocks = <&clks 104>, <&clks 6>, <&clks 16>,
+ <&clks 17>, <&clks 170>;
+ clock-names = "arm", "pll2_pfd2_396m", "step",
+ "pll1_sw", "pll1_sys";
+ arm-supply = <®_arm>;
+ pu-supply = <®_pu>;
+ soc-supply = <®_soc>;
+ };
+
+ cpu@1 {
+ compatible = "arm,cortex-a9";
+ reg = <1>;
+ next-level-cache = <&L2>;
+ };
+ };
+
+ soc {
+ aips-bus@02000000 { /* AIPS1 */
+ spba-bus@02000000 {
+ ecspi5: ecspi@02018000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "fsl,iMX6DL-ecspi", "fsl,imx51-ecspi";
+ reg = <0x02018000 0x4000>;
+ interrupts = <0 35 0x04>;
+ clocks = <&clks 116>, <&clks 116>;
+ clock-names = "ipg", "per";
+ status = "disabled";
+ };
+ };
+
+ iomuxc: iomuxc@020e0000 {
+ compatible = "fsl,iMX6DL-iomuxc";
+ reg = <0x020e0000 0x4000>;
+
+ /* shared pinctrl settings */
+ audmux {
+ pinctrl_audmux_1: audmux-1 {
+ fsl,pins = <
+ 18 0x80000000 /* MX6DL_PAD_SD2_DAT0__AUDMUX_AUD4_RXD */
+ 1586 0x80000000 /* MX6DL_PAD_SD2_DAT3__AUDMUX_AUD4_TXC */
+ 11 0x80000000 /* MX6DL_PAD_SD2_DAT2__AUDMUX_AUD4_TXD */
+ 3 0x80000000 /* MX6DL_PAD_SD2_DAT1__AUDMUX_AUD4_TXFS */
+ >;
+ };
+ };
+
+ ecspi1 {
+ pinctrl_ecspi1_1: ecspi1grp-1 {
+ fsl,pins = <
+ 101 0x100b1 /* MX6DL_PAD_EIM_D17__ECSPI1_MISO */
+ 109 0x100b1 /* MX6DL_PAD_EIM_D18__ECSPI1_MOSI */
+ 94 0x100b1 /* MX6DL_PAD_EIM_D16__ECSPI1_SCLK */
+ >;
+ };
+ };
+
+ enet {
+ pinctrl_enet_1: enetgrp-1 {
+ fsl,pins = <
+ 695 0x1b0b0 /* MX6DL_PAD_ENET_MDIO__ENET_MDIO */
+ 756 0x1b0b0 /* MX6DL_PAD_ENET_MDC__ENET_MDC */
+ 24 0x1b0b0 /* MX6DL_PAD_RGMII_TXC__ENET_RGMII_TXC */
+ 30 0x1b0b0 /* MX6DL_PAD_RGMII_TD0__ENET_RGMII_TD0 */
+ 34 0x1b0b0 /* MX6DL_PAD_RGMII_TD1__ENET_RGMII_TD1 */
+ 39 0x1b0b0 /* MX6DL_PAD_RGMII_TD2__ENET_RGMII_TD2 */
+ 44 0x1b0b0 /* MX6DL_PAD_RGMII_TD3__ENET_RGMII_TD3 */
+ 56 0x1b0b0 /* MX6DL_PAD_RGMII_TX_CTL__RGMII_TX_CTL */
+ 702 0x1b0b0 /* MX6DL_PAD_ENET_REF_CLK__ENET_TX_CLK */
+ 74 0x1b0b0 /* MX6DL_PAD_RGMII_RXC__ENET_RGMII_RXC */
+ 52 0x1b0b0 /* MX6DL_PAD_RGMII_RD0__ENET_RGMII_RD0 */
+ 61 0x1b0b0 /* MX6DL_PAD_RGMII_RD1__ENET_RGMII_RD1 */
+ 66 0x1b0b0 /* MX6DL_PAD_RGMII_RD2__ENET_RGMII_RD2 */
+ 70 0x1b0b0 /* MX6DL_PAD_RGMII_RD3__ENET_RGMII_RD3 */
+ 48 0x1b0b0 /* MX6DL_PAD_RGMII_RX_CTL__RGMII_RX_CTL */
+ 1033 0x4001b0a8 /* MX6DL_PAD_GPIO_16__ENET_ANATOP_ETHERNET_REF_OUT*/
+ >;
+ };
+
+ pinctrl_enet_2: enetgrp-2 {
+ fsl,pins = <
+ 890 0x1b0b0 /* MX6DL_PAD_KEY_COL1__ENET_MDIO */
+ 909 0x1b0b0 /* MX6DL_PAD_KEY_COL2__ENET_MDC */
+ 24 0x1b0b0 /* MX6DL_PAD_RGMII_TXC__ENET_RGMII_TXC */
+ 30 0x1b0b0 /* MX6DL_PAD_RGMII_TD0__ENET_RGMII_TD0 */
+ 34 0x1b0b0 /* MX6DL_PAD_RGMII_TD1__ENET_RGMII_TD1 */
+ 39 0x1b0b0 /* MX6DL_PAD_RGMII_TD2__ENET_RGMII_TD2 */
+ 44 0x1b0b0 /* MX6DL_PAD_RGMII_TD3__ENET_RGMII_TD3 */
+ 56 0x1b0b0 /* MX6DL_PAD_RGMII_TX_CTL__RGMII_TX_CTL */
+ 702 0x1b0b0 /* MX6DL_PAD_ENET_REF_CLK__ENET_TX_CLK */
+ 74 0x1b0b0 /* MX6DL_PAD_RGMII_RXC__ENET_RGMII_RXC */
+ 52 0x1b0b0 /* MX6DL_PAD_RGMII_RD0__ENET_RGMII_RD0 */
+ 61 0x1b0b0 /* MX6DL_PAD_RGMII_RD1__ENET_RGMII_RD1 */
+ 66 0x1b0b0 /* MX6DL_PAD_RGMII_RD2__ENET_RGMII_RD2 */
+ 70 0x1b0b0 /* MX6DL_PAD_RGMII_RD3__ENET_RGMII_RD3 */
+ 48 0x1b0b0 /* MX6DL_PAD_RGMII_RX_CTL__RGMII_RX_CTL */
+ >;
+ };
+ };
+
+ gpmi-nand {
+ pinctrl_gpmi_nand_1: gpmi-nand-1 {
+ fsl,pins = <
+ 1328 0xb0b1 /* MX6DL_PAD_NANDF_CLE__RAWNAND_CLE */
+ 1336 0xb0b1 /* MX6DL_PAD_NANDF_ALE__RAWNAND_ALE */
+ 1344 0xb0b1 /* MX6DL_PAD_NANDF_WP_B__RAWNAND_RESETN */
+ 1352 0xb000 /* MX6DL_PAD_NANDF_RB0__RAWNAND_READY0 */
+ 1360 0xb0b1 /* MX6DL_PAD_NANDF_CS0__RAWNAND_CE0N */
+ 1365 0xb0b1 /* MX6DL_PAD_NANDF_CS1__RAWNAND_CE1N */
+ 1371 0xb0b1 /* MX6DL_PAD_NANDF_CS2__RAWNAND_CE2N */
+ 1378 0xb0b1 /* MX6DL_PAD_NANDF_CS3__RAWNAND_CE3N */
+ 1387 0xb0b1 /* MX6DL_PAD_SD4_CMD__RAWNAND_RDN */
+ 1393 0xb0b1 /* MX6DL_PAD_SD4_CLK__RAWNAND_WRN */
+ 1397 0xb0b1 /* MX6DL_PAD_NANDF_D0__RAWNAND_D0 */
+ 1405 0xb0b1 /* MX6DL_PAD_NANDF_D1__RAWNAND_D1 */
+ 1413 0xb0b1 /* MX6DL_PAD_NANDF_D2__RAWNAND_D2 */
+ 1421 0xb0b1 /* MX6DL_PAD_NANDF_D3__RAWNAND_D3 */
+ 1429 0xb0b1 /* MX6DL_PAD_NANDF_D4__RAWNAND_D4 */
+ 1437 0xb0b1 /* MX6DL_PAD_NANDF_D5__RAWNAND_D5 */
+ 1445 0xb0b1 /* MX6DL_PAD_NANDF_D6__RAWNAND_D6 */
+ 1453 0xb0b1 /* MX6DL_PAD_NANDF_D7__RAWNAND_D7 */
+ 1463 0x00b1 /* MX6DL_PAD_SD4_DAT0__RAWNAND_DQS */
+ >;
+ };
+ };
+
+ i2c1 {
+ pinctrl_i2c1_1: i2c1grp-1 {
+ fsl,pins = <
+ 137 0x4001b8b1 /* MX6DL_PAD_EIM_D21__I2C1_SCL */
+ 196 0x4001b8b1 /* MX6DL_PAD_EIM_D28__I2C1_SDA */
+ >;
+ };
+ };
+
+ uart1 {
+ pinctrl_uart1_1: uart1grp-1 {
+ fsl,pins = <
+ 1140 0x1b0b1 /* MX6DL_PAD_CSI0_DAT10__UART1_TXD */
+ 1148 0x1b0b1 /* MX6DL_PAD_CSI0_DAT11__UART1_RXD */
+ >;
+ };
+ pinctrl_uart1_2: uart1-grp-2 {
+ fsl,pins = <
+ 120 0x1b0b1 /* MX6DL_PAD_EIM_D19__UART1_CTS */
+ 128 0x1b0b1 /* MX6DL_PAD_EIM_D20__UART1_RTS */
+ >;
+ };
+
+ pinctrl_uart1_3: uart1grp-3 {
+ fsl,pins = <
+ 1242 0x1b0b1 /* MX6DL_PAD_SD3_DAT7__UART1_TXD */
+ 1250 0x1b0b1 /* MX6DL_PAD_SD3_DAT6__UART1_RXD */
+ >;
+ };
+ pinctrl_uart1_4: uart1-grp-4 {
+ fsl,pins = <
+ 1290 0x1b0b1 /* MX6DL_PAD_SD3_DAT0__UART1_CTS */
+ 1298 0x1b0b1 /* MX6DL_PAD_SD3_DAT1__UART1_RTS */
+ >;
+ };
+ };
+
+ uart2 {
+ pinctrl_uart2_1: uart2grp-1 {
+ fsl,pins = <
+ 183 0x1b0b1 /* MX6DL_PAD_EIM_D26__UART2_TXD */
+ 191 0x1b0b1 /* MX6DL_PAD_EIM_D27__UART2_RXD */
+ >;
+ };
+ pinctrl_uart2_2: uart2grp-2 {
+ fsl,pins = <
+ 199 0x1b0b1 /* MX6DL_PAD_EIM_D28__UART2_CTS */
+ 206 0x1b0b1 /* MX6DL_PAD_EIM_D29__UART2_RTS */
+ >;
+ };
+
+ pinctrl_uart2_3: uart2grp-3 {
+ fsl,pins = <
+ 1258 0x1b0b1 /* MX6DL_PAD_SD3_DAT5__UART2_TXD */
+ 1266 0x1b0b1 /* MX6DL_PAD_SD3_DAT6__UART2_RXD */
+ >;
+ };
+ pinctrl_uart2_4: uart2grp-4 {
+ fsl,pins = <
+ 1274 0x1b0b1 /* MX6DL_PAD_SD3_CMD__UART2_CTS */
+ 1282 0x1b0b1 /* MX6DL_PAD_SD3_CLK__UART2_RTS */
+ >;
+ };
+
+ pinctrl_uart2_5: uart2grp-5 {
+ fsl,pins = <
+ 1518 0x1b0b1 /* MX6DL_PAD_SD4_DAT7__UART2_TXD */
+ 1494 0x1b0b1 /* MX6DL_PAD_SD4_DAT4__UART2_RXD */
+ >;
+ };
+ pinctrl_uart2_6: uart2grp-6 {
+ fsl,pins = <
+ 1510 0x1b0b1 /* MX6DL_PAD_SD4_DAT6__UART2_CTS */
+ 1502 0x1b0b1 /* MX6DL_PAD_SD4_DAT5__UART2_RTS */
+ >;
+ };
+
+ pinctrl_uart2_7: uart2grp-7 {
+ fsl,pins = <
+ 1019 0x1b0b1 /* MX6DL_PAD_GPIO_7__UART2_TXD */
+ 1027 0x1b0b1 /* MX6DL_PAD_GPIO_8__UART2_RXD */
+ >;
+ };
+ };
+
+ uart3 {
+ pinctrl_uart3_1: uart3grp-1 {
+ fsl,pins = <
+ 165 0x1b0b1 /* MX6DL_PAD_EIM_D24__UART3_TXD */
+ 173 0x1b0b1 /* MX6DL_PAD_EIM_D25__UART3_RXD */
+ >;
+ };
+ pinctrl_uart3_2: uart3grp-2 {
+ fsl,pins = <
+ 149 0x1b0b1 /* MX6DL_PAD_EIM_D23__UART3_CTS */
+ 157 0x1b0b1 /* MX6DL_PAD_EIM_EB3__UART3_RTS */
+ >;
+ };
+
+ pinctrl_uart3_3: uart3grp-3 {
+ fsl,pins = <
+ 1388 0x1b0b1 /* MX6DL_PAD_SD4_CMD__UART3_TXD */
+ 1394 0x1b0b1 /* MX6DL_PAD_SD4_CLK__UART3_RXD */
+ >;
+ };
+ pinctrl_uart3_4: uart3grp-4 {
+ fsl,pins = <
+ 1313 0x1b0b1 /* MX6DL_PAD_SD3_DAT3__UART3_CTS */
+ 1321 0x1b0b1 /* MX6DL_PAD_SD3_RST__UART3_RTS */
+ >;
+ };
+
+ pinctrl_uart3_5: uart3grp-5 {
+ fsl,pins = <
+ 214 0x1b0b1 /* MX6DL_PAD_EIM_D30__UART3_CTS */
+ 222 0x1b0b1 /* MX6DL_PAD_EIM_D31__UART3_RTS */
+ >;
+ };
+ };
+
+ uart4 {
+ pinctrl_uart4_1: uart4grp-1 {
+ fsl,pins = <
+ 877 0x1b0b1 /* MX6DL_PAD_KEY_COL0__UART4_TXD */
+ 885 0x1b0b1 /* MX6DL_PAD_KEY_ROW0__UART4_RXD */
+ >;
+ };
+ };
+
+ usbotg {
+ pinctrl_usbotg_1: usbotggrp-1 {
+ fsl,pins = <
+ 1592 0x17059 /* MX6DL_PAD_GPIO_1__ANATOP_USBOTG_ID */
+ >;
+ };
+ };
+
+ usdhc1 {
+ pinctrl_usdhc1_1: usdhc1grp-1 {
+ fsl,pins = <
+ 1548 0x17059 /* MX6DL_PAD_SD1_CMD__USDHC1_CMD */
+ 1562 0x10059 /* MX6DL_PAD_SD1_CLK__USDHC1_CLK */
+ 1532 0x17059 /* MX6DL_PAD_SD1_DAT0__USDHC1_DAT0 */
+ 1524 0x17059 /* MX6DL_PAD_SD1_DAT1__USDHC1_DAT1 */
+ 1554 0x17059 /* MX6DL_PAD_SD1_DAT2__USDHC1_DAT2 */
+ 1540 0x17059 /* MX6DL_PAD_SD1_DAT3__USDHC1_DAT3 */
+ 1398 0x17059 /* MX6DL_PAD_NANDF_D0__USDHC1_DAT4 */
+ 1406 0x17059 /* MX6DL_PAD_NANDF_D1__USDHC1_DAT5 */
+ 1414 0x17059 /* MX6DL_PAD_NANDF_D2__USDHC1_DAT6 */
+ 1422 0x17059 /* MX6DL_PAD_NANDF_D3__USDHC1_DAT7 */
+ >;
+ };
+
+ pinctrl_usdhc1_2: usdhc1grp-2 {
+ fsl,pins = <
+ 1548 0x17059 /* MX6DL_PAD_SD1_CMD__USDHC1_CMD */
+ 1562 0x10059 /* MX6DL_PAD_SD1_CLK__USDHC1_CLK */
+ 1532 0x17059 /* MX6DL_PAD_SD1_DAT0__USDHC1_DAT0 */
+ 1524 0x17059 /* MX6DL_PAD_SD1_DAT1__USDHC1_DAT1 */
+ 1554 0x17059 /* MX6DL_PAD_SD1_DAT2__USDHC1_DAT2 */
+ 1540 0x17059 /* MX6DL_PAD_SD1_DAT3__USDHC1_DAT3 */
+ >;
+ };
+ };
+
+ usdhc2 {
+ pinctrl_usdhc2_1: usdhc2grp-1 {
+ fsl,pins = <
+ 1577 0x17059 /* MX6DL_PAD_SD2_CMD__USDHC2_CMD */
+ 1569 0x10059 /* MX6DL_PAD_SD2_CLK__USDHC2_CLK */
+ 16 0x17059 /* MX6DL_PAD_SD2_DAT0__USDHC2_DAT0 */
+ 0 0x17059 /* MX6DL_PAD_SD2_DAT1__USDHC2_DAT1 */
+ 8 0x17059 /* MX6DL_PAD_SD2_DAT2__USDHC2_DAT2 */
+ 1583 0x17059 /* MX6DL_PAD_SD2_DAT3__USDHC2_DAT3 */
+ 1430 0x17059 /* MX6DL_PAD_NANDF_D4__USDHC2_DAT4 */
+ 1438 0x17059 /* MX6DL_PAD_NANDF_D5__USDHC2_DAT5 */
+ 1446 0x17059 /* MX6DL_PAD_NANDF_D6__USDHC2_DAT6 */
+ 1454 0x17059 /* MX6DL_PAD_NANDF_D7__USDHC2_DAT7 */
+ >;
+ };
+
+ pinctrl_usdhc2_2: usdhc2grp-2 {
+ fsl,pins = <
+ 1577 0x17059 /* MX6DL_PAD_SD2_CMD__USDHC2_CMD */
+ 1569 0x10059 /* MX6DL_PAD_SD2_CLK__USDHC2_CLK */
+ 16 0x17059 /* MX6DL_PAD_SD2_DAT0__USDHC2_DAT0 */
+ 0 0x17059 /* MX6DL_PAD_SD2_DAT1__USDHC2_DAT1 */
+ 8 0x17059 /* MX6DL_PAD_SD2_DAT2__USDHC2_DAT2 */
+ 1583 0x17059 /* MX6DL_PAD_SD2_DAT3__USDHC2_DAT3 */
+ >;
+ };
+ };
+
+ usdhc3 {
+ pinctrl_usdhc3_1: usdhc3grp-1 {
+ fsl,pins = <
+ 1273 0x17059 /* MX6DL_PAD_SD3_CMD__USDHC3_CMD */
+ 1281 0x10059 /* MX6DL_PAD_SD3_CLK__USDHC3_CLK */
+ 1289 0x17059 /* MX6DL_PAD_SD3_DAT0__USDHC3_DAT0 */
+ 1297 0x17059 /* MX6DL_PAD_SD3_DAT1__USDHC3_DAT1 */
+ 1305 0x17059 /* MX6DL_PAD_SD3_DAT2__USDHC3_DAT2 */
+ 1312 0x17059 /* MX6DL_PAD_SD3_DAT3__USDHC3_DAT3 */
+ 1265 0x17059 /* MX6DL_PAD_SD3_DAT4__USDHC3_DAT4 */
+ 1257 0x17059 /* MX6DL_PAD_SD3_DAT5__USDHC3_DAT5 */
+ 1249 0x17059 /* MX6DL_PAD_SD3_DAT6__USDHC3_DAT6 */
+ 1241 0x17059 /* MX6DL_PAD_SD3_DAT7__USDHC3_DAT7 */
+ >;
+ };
+
+ pinctrl_usdhc3_2: usdhc3grp-2 {
+ fsl,pins = <
+ 1273 0x17059 /* MX6DL_PAD_SD3_CMD__USDHC3_CMD */
+ 1281 0x10059 /* MX6DL_PAD_SD3_CLK__USDHC3_CLK */
+ 1289 0x17059 /* MX6DL_PAD_SD3_DAT0__USDHC3_DAT0 */
+ 1297 0x17059 /* MX6DL_PAD_SD3_DAT1__USDHC3_DAT1 */
+ 1305 0x17059 /* MX6DL_PAD_SD3_DAT2__USDHC3_DAT2 */
+ 1312 0x17059 /* MX6DL_PAD_SD3_DAT3__USDHC3_DAT3 */
+ >;
+ };
+ };
+
+ usdhc4 {
+ pinctrl_usdhc4_1: usdhc4grp-1 {
+ fsl,pins = <
+ 1386 0x17059 /* MX6DL_PAD_SD4_CMD__USDHC4_CMD */
+ 1392 0x10059 /* MX6DL_PAD_SD4_CLK__USDHC4_CLK */
+ 1462 0x17059 /* MX6DL_PAD_SD4_DAT0__USDHC4_DAT0 */
+ 1470 0x17059 /* MX6DL_PAD_SD4_DAT1__USDHC4_DAT1 */
+ 1478 0x17059 /* MX6DL_PAD_SD4_DAT2__USDHC4_DAT2 */
+ 1486 0x17059 /* MX6DL_PAD_SD4_DAT3__USDHC4_DAT3 */
+ 1493 0x17059 /* MX6DL_PAD_SD4_DAT4__USDHC4_DAT4 */
+ 1501 0x17059 /* MX6DL_PAD_SD4_DAT5__USDHC4_DAT5 */
+ 1509 0x17059 /* MX6DL_PAD_SD4_DAT6__USDHC4_DAT6 */
+ 1517 0x17059 /* MX6DL_PAD_SD4_DAT7__USDHC4_DAT7 */
+ >;
+ };
+
+ pinctrl_usdhc4_2: usdhc4grp-2 {
+ fsl,pins = <
+ 1386 0x17059 /* MX6DL_PAD_SD4_CMD__USDHC4_CMD */
+ 1392 0x10059 /* MX6DL_PAD_SD4_CLK__USDHC4_CLK */
+ 1462 0x17059 /* MX6DL_PAD_SD4_DAT0__USDHC4_DAT0 */
+ 1470 0x17059 /* MX6DL_PAD_SD4_DAT1__USDHC4_DAT1 */
+ 1478 0x17059 /* MX6DL_PAD_SD4_DAT2__USDHC4_DAT2 */
+ 1486 0x17059 /* MX6DL_PAD_SD4_DAT3__USDHC4_DAT3 */
+ >;
+ };
+ };
+ };
+ };
+
+ ipu2: ipu@02800000 {
+ #crtc-cells = <1>;
+ compatible = "fsl,iMX6DL-ipu";
+ reg = <0x02800000 0x400000>;
+ interrupts = <0 8 0x4 0 7 0x4>;
+ clocks = <&clks 133>, <&clks 134>, <&clks 137>;
+ clock-names = "bus", "di0", "di1";
+ };
+ };
+};
projects / karo-tx-uboot.git / blobdiff