]> git.kernelconcepts.de Git - karo-tx-redboot.git/blob - doc/html/user-guide/rt-arm-assabet.html
5e44ae991b441bb5bdbb73dccf71c92746c7f7ee
[karo-tx-redboot.git] / doc / html / user-guide / rt-arm-assabet.html
1 <!-- Copyright (C) 2003 Red Hat, Inc.                                -->
2 <!-- This material may be distributed only subject to the terms      -->
3 <!-- and conditions set forth in the Open Publication License, v1.0  -->
4 <!-- or later (the latest version is presently available at          -->
5 <!-- http://www.opencontent.org/openpub/).                           -->
6 <!-- Distribution of the work or derivative of the work in any       -->
7 <!-- standard (paper) book form is prohibited unless prior           -->
8 <!-- permission is obtained from the copyright holder.               -->
9 <HTML
10 ><HEAD
11 ><TITLE
12 >Board: Intel SA1110 (Assabet)</TITLE
13 ><meta name="MSSmartTagsPreventParsing" content="TRUE">
14 <META
15 NAME="GENERATOR"
16 CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
17 "><LINK
18 REL="HOME"
19 TITLE="eCos User Guide"
20 HREF="ecos-user-guide.html"><LINK
21 REL="UP"
22 TITLE="Real-time characterization"
23 HREF="real-time-characterization.html"><LINK
24 REL="PREVIOUS"
25 TITLE="Board: NEC VR4373"
26 HREF="rt-vr4300-vrc4373.html"><LINK
27 REL="NEXT"
28 TITLE="Board: Intel SA1100 (Brutus)"
29 HREF="rt-arm-brutus.html"></HEAD
30 ><BODY
31 CLASS="SECT1"
32 BGCOLOR="#FFFFFF"
33 TEXT="#000000"
34 LINK="#0000FF"
35 VLINK="#840084"
36 ALINK="#0000FF"
37 ><DIV
38 CLASS="NAVHEADER"
39 ><TABLE
40 SUMMARY="Header navigation table"
41 WIDTH="100%"
42 BORDER="0"
43 CELLPADDING="0"
44 CELLSPACING="0"
45 ><TR
46 ><TH
47 COLSPAN="3"
48 ALIGN="center"
49 >eCos User Guide</TH
50 ></TR
51 ><TR
52 ><TD
53 WIDTH="10%"
54 ALIGN="left"
55 VALIGN="bottom"
56 ><A
57 HREF="rt-vr4300-vrc4373.html"
58 ACCESSKEY="P"
59 >Prev</A
60 ></TD
61 ><TD
62 WIDTH="80%"
63 ALIGN="center"
64 VALIGN="bottom"
65 >Appendix B. Real-time characterization</TD
66 ><TD
67 WIDTH="10%"
68 ALIGN="right"
69 VALIGN="bottom"
70 ><A
71 HREF="rt-arm-brutus.html"
72 ACCESSKEY="N"
73 >Next</A
74 ></TD
75 ></TR
76 ></TABLE
77 ><HR
78 ALIGN="LEFT"
79 WIDTH="100%"></DIV
80 ><DIV
81 CLASS="SECT1"
82 ><H1
83 CLASS="SECT1"
84 ><A
85 NAME="RT-ARM-ASSABET">Board: Intel SA1110 (Assabet)</H1
86 ><TABLE
87 BORDER="5"
88 BGCOLOR="#E0E0F0"
89 WIDTH="70%"
90 ><TR
91 ><TD
92 ><PRE
93 CLASS="LITERALLAYOUT"
94 >Board: Intel SA1110 (Assabet)
95
96 CPU :  StrongARM 221.2 MHz
97
98
99
100 Microseconds for one run through Dhrystone:     3.3 
101 Dhrystones per Second:                        306748.5 
102 VAX MIPS rating =    174.586 
103
104 Startup, main stack             : stack used   420 size  2400
105 Startup              :  Interrupt stack used   136 size  4096
106 Startup              : Idlethread stack used    84 size  2048
107
108 eCos Kernel Timings
109 Notes: all times are in microseconds (.000001) unless otherwise stated
110
111 Reading the hardware clock takes 0 `ticks' overhead
112 ... this value will be factored out of all other measurements
113 Clock interrupt took    3.20 microseconds (11 raw clock ticks)
114
115 Testing parameters:
116    Clock samples:            32
117    Threads:                  64
118    Thread switches:         128
119    Mutexes:                  32
120    Mailboxes:                32
121    Semaphores:               32
122    Scheduler operations:    128
123    Counters:                 32
124    Alarms:                   32
125
126
127                                  Confidence
128      Ave     Min     Max     Var  Ave  Min  Function
129   ======  ======  ======  ====== ========== ========
130     5.98    4.88   14.38    0.70   57%  35% Create thread
131     0.86    0.81    1.90    0.08   87%  87% Yield thread [all suspended]
132     1.05    0.81    3.53    0.19   46%  39% Suspend [suspended] thread
133     1.07    0.81    3.80    0.18   48%  35% Resume thread
134     1.36    1.09    5.97    0.22   45%  39% Set priority
135     0.73    0.54    1.90    0.19   85%  50% Get priority
136     2.93    2.44   13.56    0.39   79%  70% Kill [suspended] thread
137     0.89    0.81    4.34    0.14   89%  89% Yield [no other] thread
138     1.63    1.36    4.61    0.17   57%  29% Resume [suspended low prio] thread
139     1.03    0.81    3.53    0.19   46%  42% Resume [runnable low prio] thread
140     1.74    1.36    6.51    0.22   87%   6% Suspend [runnable] thread
141     0.93    0.81    4.61    0.18   98%  78% Yield [only low prio] thread
142     1.06    0.81    3.26    0.19   42%  39% Suspend [runnable-&#62;not runnable]
143     2.56    1.90   13.02    0.41   87%  34% Kill [runnable] thread
144     2.02    1.63    7.05    0.22   92%   3% Destroy [dead] thread
145     3.09    2.44   15.19    0.51   78%  46% Destroy [runnable] thread
146     6.77    5.43   13.02    0.59   75%  17% Resume [high priority] thread
147     1.81    1.63    7.87    0.18   49%  49% Thread switch
148
149     0.25    0.00    1.36    0.05   89%  10% Scheduler lock
150     0.51    0.27    1.36    0.06   85%  13% Scheduler unlock [0 threads]
151     0.51    0.27    1.09    0.06   85%  13% Scheduler unlock [1 suspended]
152     0.51    0.27    1.09    0.07   85%  14% Scheduler unlock [many suspended]
153     0.51    0.27    1.09    0.06   85%  13% Scheduler unlock [many low prio]
154
155     0.52    0.27    2.17    0.15   62%  31% Init mutex
156     0.97    0.54    4.34    0.28   84%  65% Lock [unlocked] mutex
157     1.05    0.81    5.15    0.28   96%  96% Unlock [locked] mutex
158     0.86    0.54    3.26    0.24   65%  31% Trylock [unlocked] mutex
159     0.79    0.54    3.53    0.23   43%  46% Trylock [locked] mutex
160     0.33    0.27    1.63    0.11   90%  90% Destroy mutex
161     4.16    3.80    8.95    0.30   75%  96% Unlock/Lock mutex
162
163     0.70    0.54    2.98    0.21   96%  65% Create mbox
164     0.59    0.27    1.63    0.14   75%   9% Peek [empty] mbox
165     1.33    1.09    5.70    0.31   96%  93% Put [first] mbox
166     0.61    0.27    1.63    0.13   81%   3% Peek [1 msg] mbox
167     1.35    1.09    5.43    0.31   96%  87% Put [second] mbox
168     0.58    0.27    1.36    0.11   78%   6% Peek [2 msgs] mbox
169     1.38    1.09    4.88    0.25   59%  37% Get [first] mbox
170     1.40    1.09    5.15    0.26   62%  34% Get [second] mbox
171     1.27    0.81    4.88    0.28   90%  65% Tryput [first] mbox
172     1.34    0.81    4.61    0.22   59%   6% Peek item [non-empty] mbox
173     1.47    1.09    5.15    0.27   84%  12% Tryget [non-empty] mbox
174     1.12    0.81    4.34    0.23   59%  31% Peek item [empty] mbox
175     1.14    0.81    4.07    0.24   71%  25% Tryget [empty] mbox
176     0.59    0.27    1.36    0.12   78%   6% Waiting to get mbox
177     0.59    0.27    1.36    0.12   78%   6% Waiting to put mbox
178     1.28    0.81    5.43    0.32   87%  78% Delete mbox
179     2.64    2.17   10.31    0.48   96%  96% Put/Get mbox
180
181     0.47    0.27    2.17    0.19   46%  46% Init semaphore
182     0.77    0.54    3.80    0.26   90%  56% Post [0] semaphore
183     0.90    0.54    4.07    0.26   75%  21% Wait [1] semaphore
184     0.85    0.54    3.26    0.21   56%  28% Trywait [0] semaphore
185     0.69    0.54    2.17    0.18   96%  62% Trywait [1] semaphore
186     0.44    0.27    2.17    0.19   96%  56% Peek semaphore
187     0.38    0.27    1.90    0.17   96%  75% Destroy semaphore
188     2.74    2.44    9.49    0.42   96%  96% Post/Wait semaphore
189
190     0.43    0.27    1.90    0.18   96%  56% Create counter
191     0.49    0.00    2.17    0.18   56%   3% Get counter value
192     0.33    0.00    1.63    0.13   78%   6% Set counter value
193     1.03    0.81    2.44    0.22   84%  50% Tick counter
194     0.42    0.27    1.90    0.20   90%  65% Delete counter
195
196     0.70    0.54    2.44    0.20   93%  62% Create alarm
197     1.65    1.36    6.78    0.40   96%  81% Initialize alarm
198     0.75    0.54    1.63    0.18   43%  43% Disable alarm
199     1.75    1.36    7.05    0.38   65%  81% Enable alarm
200     0.81    0.54    2.44    0.15   62%  28% Delete alarm
201     1.01    0.81    2.17    0.16   56%  40% Tick counter [1 alarm]
202     4.19    4.07    5.43    0.16   96%  68% Tick counter [many alarms]
203     1.48    1.36    3.80    0.20   96%  78% Tick &#38; fire counter [1 alarm]
204    20.23   20.07   22.52    0.21   96%  65% Tick &#38; fire counters [&#62;1 together]
205     4.70    4.61    6.78    0.16   87%  87% Tick &#38; fire counters [&#62;1 separately]
206     2.81    2.71   14.38    0.20   98%  98% Alarm latency [0 threads]
207     3.19    2.71   13.56    0.38   73%  59% Alarm latency [2 threads]
208     9.71    7.87   18.17    1.25   59%  53% Alarm latency [many threads]
209     5.77    5.43   45.57    0.68   97%  97% Alarm -&#62; thread resume latency
210
211     2.38    0.81    9.49    0.00            Clock/interrupt latency
212
213     2.02    1.09    7.32    0.00            Clock DSR latency
214
215    11       0     316  (main stack:   764)  Thread stack used (1120 total)
216 All done, main stack            : stack used   764 size  2400
217 All done             :  Interrupt stack used   287 size  4096
218 All done             : Idlethread stack used   272 size  2048
219
220 Timing complete - 30220 ms total
221         </PRE
222 ></TD
223 ></TR
224 ></TABLE
225 ></DIV
226 ><DIV
227 CLASS="NAVFOOTER"
228 ><HR
229 ALIGN="LEFT"
230 WIDTH="100%"><TABLE
231 SUMMARY="Footer navigation table"
232 WIDTH="100%"
233 BORDER="0"
234 CELLPADDING="0"
235 CELLSPACING="0"
236 ><TR
237 ><TD
238 WIDTH="33%"
239 ALIGN="left"
240 VALIGN="top"
241 ><A
242 HREF="rt-vr4300-vrc4373.html"
243 ACCESSKEY="P"
244 >Prev</A
245 ></TD
246 ><TD
247 WIDTH="34%"
248 ALIGN="center"
249 VALIGN="top"
250 ><A
251 HREF="ecos-user-guide.html"
252 ACCESSKEY="H"
253 >Home</A
254 ></TD
255 ><TD
256 WIDTH="33%"
257 ALIGN="right"
258 VALIGN="top"
259 ><A
260 HREF="rt-arm-brutus.html"
261 ACCESSKEY="N"
262 >Next</A
263 ></TD
264 ></TR
265 ><TR
266 ><TD
267 WIDTH="33%"
268 ALIGN="left"
269 VALIGN="top"
270 >Board: NEC VR4373</TD
271 ><TD
272 WIDTH="34%"
273 ALIGN="center"
274 VALIGN="top"
275 ><A
276 HREF="real-time-characterization.html"
277 ACCESSKEY="U"
278 >Up</A
279 ></TD
280 ><TD
281 WIDTH="33%"
282 ALIGN="right"
283 VALIGN="top"
284 >Board: Intel SA1100 (Brutus)</TD
285 ></TR
286 ></TABLE
287 ></DIV
288 ></BODY
289 ></HTML
290 >