1 //==========================================================================
3 // devs/eth/i386/pc/include/devs_eth_i386_pc_lancepci.inl
5 // PC Lance PCI ethernet I/O definitions.
7 //==========================================================================
8 //####ECOSGPLCOPYRIGHTBEGIN####
9 // -------------------------------------------
10 // This file is part of eCos, the Embedded Configurable Operating System.
11 // Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
13 // eCos is free software; you can redistribute it and/or modify it under
14 // the terms of the GNU General Public License as published by the Free
15 // Software Foundation; either version 2 or (at your option) any later version.
17 // eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18 // WARRANTY; without even the implied warranty of MERCHANTABILITY or
19 // FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
22 // You should have received a copy of the GNU General Public License along
23 // with eCos; if not, write to the Free Software Foundation, Inc.,
24 // 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
26 // As a special exception, if other files instantiate templates or use macros
27 // or inline functions from this file, or you compile this file and link it
28 // with other works to produce a work based on this file, this file does not
29 // by itself cause the resulting work to be covered by the GNU General Public
30 // License. However the source code for this file must still be made available
31 // in accordance with section (3) of the GNU General Public License.
33 // This exception does not invalidate any other reasons why a work based on
34 // this file might be covered by the GNU General Public License.
36 // Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37 // at http://sources.redhat.com/ecos/ecos-license/
38 // -------------------------------------------
39 //####ECOSGPLCOPYRIGHTEND####
40 //==========================================================================
41 //#####DESCRIPTIONBEGIN####
46 // Purpose: PC Lance PCI (VLANCE device in vmWare) ethernet defintions
47 //####DESCRIPTIONEND####
48 //==========================================================================
50 #include <cyg/hal/hal_intr.h> // CYGNUM_HAL_INTERRUPT_ETHR
53 #define CYGHWR_AMD_LANCEPCI_PCI_MEM_MAP_BASE (CYGARC_UNCACHED_ADDRESS(CYGMEM_SECTION_pci_window))
54 #define CYGHWR_AMD_LANCEPCI_PCI_MEM_MAP_SIZE CYGMEM_SECTION_pci_window_SIZE
55 #define HAL_PCI_CPU_TO_BUS(__cpu_addr, __bus_addr) \
57 (__bus_addr) = CYGARC_PHYSICAL_ADDRESS(__cpu_addr); \
59 #endif // __WANT_CONFIG
64 #ifdef CYGPKG_DEVS_ETH_I386_PC_LANCEPCI_ETH0
66 static lancepci_priv_data amd_lancepci_eth0_priv_data = {
67 #ifdef CYGSEM_DEVS_ETH_I386_PC_LANCEPCI_ETH0_SET_ESA
68 esa : CYGDAT_DEVS_ETH_I386_PC_LANCEPCI_ETH0_ESA,
71 hardwired_esa : false,
73 config_esa : NULL, // rely on the hardwired address for now
75 rx_ring_cnt : CYGNUM_DEVS_ETH_I386_PC_LANCEPCI_ETH0_RX_RING_SIZE,
78 tx_ring_cnt : CYGNUM_DEVS_ETH_I386_PC_LANCEPCI_ETH0_TX_RING_SIZE,
82 ETH_DRV_SC(amd_lancepci_sc,
83 &amd_lancepci_eth0_priv_data, // Driver specific data
84 CYGDAT_DEVS_ETH_I386_PC_LANCEPCI_ETH0_NAME,
91 lancepci_deliver, // "pseudoDSR" called from fast net thread
92 lancepci_poll, // poll function, encapsulates ISR and DSR
95 NETDEVTAB_ENTRY(lancepci_netdev,
96 "lancepci_" CYGDAT_DEVS_ETH_I386_PC_LANCEPCI_ETH0_NAME,
99 #endif // CYGPKG_DEVS_ETH_I386_PC_LANCEPCI_ETH0
101 // These arrays are used for sanity checking of pointers
102 struct lancepci_priv_data *
103 lancepci_priv_array[CYGNUM_DEVS_ETH_AMD_LANCEPCI_DEV_COUNT] = {
104 #ifdef CYGPKG_DEVS_ETH_I386_PC_LANCEPCI_ETH0
105 &amd_lancepci_eth0_priv_data,
109 #endif // __WANT_DEVS
111 // EOF devs_eth_pc_lancepci.inl