1 //==========================================================================
5 // HAL misc board support code
7 //==========================================================================
8 //####ECOSGPLCOPYRIGHTBEGIN####
9 // -------------------------------------------
10 // This file is part of eCos, the Embedded Configurable Operating System.
11 // Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
13 // eCos is free software; you can redistribute it and/or modify it under
14 // the terms of the GNU General Public License as published by the Free
15 // Software Foundation; either version 2 or (at your option) any later version.
17 // eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18 // WARRANTY; without even the implied warranty of MERCHANTABILITY or
19 // FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
22 // You should have received a copy of the GNU General Public License along
23 // with eCos; if not, write to the Free Software Foundation, Inc.,
24 // 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
26 // As a special exception, if other files instantiate templates or use macros
27 // or inline functions from this file, or you compile this file and link it
28 // with other works to produce a work based on this file, this file does not
29 // by itself cause the resulting work to be covered by the GNU General Public
30 // License. However the source code for this file must still be made available
31 // in accordance with section (3) of the GNU General Public License.
33 // This exception does not invalidate any other reasons why a work based on
34 // this file might be covered by the GNU General Public License.
36 // Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37 // at http://sources.redhat.com/ecos/ecos-license/
38 // -------------------------------------------
39 //####ECOSGPLCOPYRIGHTEND####
40 //========================================================================*/
43 #include <pkgconf/hal.h>
44 #include <pkgconf/system.h>
45 #include CYGBLD_HAL_PLATFORM_H
47 #include <cyg/infra/cyg_type.h> // base types
48 #include <cyg/infra/cyg_trac.h> // tracing macros
49 #include <cyg/infra/cyg_ass.h> // assertion macros
51 #include <cyg/hal/hal_misc.h> // Size constants
52 #include <cyg/hal/hal_io.h> // IO macros
53 #include <cyg/hal/hal_arch.h> // Register state info
54 #include <cyg/hal/hal_diag.h>
55 #include <cyg/hal/hal_intr.h> // Interrupt names
56 #include <cyg/hal/hal_cache.h> // Cache control
57 #include <cyg/hal/hal_soc.h> // Hardware definitions
58 #include <cyg/hal/hal_mm.h> // MMap table definitions
60 #include <cyg/infra/diag.h> // diag_printf
62 // Most initialization has already been done before we get here.
63 // All we do here is set up the interrupt environment.
64 // FIXME: some of the stuff in hal_platform_setup could be moved here.
66 externC void plf_hardware_init(void);
68 #define IIM_PROD_REV_SH 3
69 #define IIM_PROD_REV_LEN 5
70 #define IIM_SREV_REV_SH 4
71 #define IIM_SREV_REV_LEN 4
73 #define PROD_SIGNATURE_MX25 0x1
75 #define PROD_SIGNATURE_SUPPORTED_1 PROD_SIGNATURE_MX25
77 #define CHIP_VERSION_NONE 0xFFFFFFFF // invalid product ID
78 #define CHIP_VERSION_UNKNOWN 0xDEADBEEF // invalid chip rev
80 #define PART_NUMBER_OFFSET (12)
81 #define MAJOR_NUMBER_OFFSET (4)
82 #define MINOR_NUMBER_OFFSET (0)
85 * System_rev will have the following format
86 * 31-12 = part # (0x31, 0x32, 0x27, 0x91131, 0x91321, 0x35, etc)
91 unsigned int system_rev = CHIP_REV_1_0;
92 static int find_correct_chip;
93 extern char HAL_PLATFORM_EXTRA[55];
96 * This functions reads the IIM module and returns the system revision number.
97 * It returns the IIM silicon revision reg value if valid product rev is found.
98 . Otherwise, it returns -1.
100 static int read_system_rev(void)
104 val = readl(IIM_BASE_ADDR + IIM_PREV_OFF);
106 system_rev = 0x25 << PART_NUMBER_OFFSET; /* For MX25 Platform*/
107 /* If the IIM doesn't contain valid product signature, return
108 * the lowest revision number */
109 if ((MXC_GET_FIELD(val, IIM_PROD_REV_LEN, IIM_PROD_REV_SH) !=
110 PROD_SIGNATURE_SUPPORTED_1)) {
111 return CHIP_VERSION_NONE;
114 /* Now trying to retrieve the silicon rev from IIM's SREV register */
115 return readl(IIM_BASE_ADDR + IIM_SREV_OFF);
118 extern nfc_setup_func_t *nfc_setup;
119 unsigned int mxc_nfc_soc_setup(unsigned int pg_sz, unsigned int io_sz,
120 unsigned int is_mlc, unsigned int num_of_chips);
121 void hal_hardware_init(void)
125 ver = read_system_rev();
126 find_correct_chip = ver;
128 // Mask all interrupts
129 writel(0xFFFFFFFF, ASIC_NIMASK);
131 // Make all interrupts do IRQ and not FIQ
132 // FIXME: Change this if you use FIQs.
133 writel(0, ASIC_INTTYPEH);
134 writel(0, ASIC_INTTYPEL);
140 // enable EPIT and start it with 32KHz input clock
141 writel(0x00010000, EPIT_BASE_ADDR + EPITCR);
143 // make sure reset is complete
144 while ((readl(EPIT_BASE_ADDR + EPITCR) & 0x10000) != 0) {
147 writel(0x030E0002, EPIT_BASE_ADDR + EPITCR);
148 writel(0x030E0003, EPIT_BASE_ADDR + EPITCR);
150 writel(0, EPIT_BASE_ADDR + EPITCMPR); // always compare with 0
152 if ((readw(WDOG_BASE_ADDR) & 4) != 0) {
153 // increase the WDOG timeout value to the max
154 writew(readw(WDOG_BASE_ADDR) | 0xFF00, WDOG_BASE_ADDR);
157 // Perform any platform specific initializations
160 // Set up eCos/ROM interfaces
163 nfc_setup = (nfc_setup_func_t*)mxc_nfc_soc_setup;
166 // -------------------------------------------------------------------------
167 void hal_clock_initialize(cyg_uint32 period)
171 // This routine is called during a clock interrupt.
173 // Define this if you want to ensure that the clock is perfect (i.e. does
174 // not drift). One reason to leave it turned off is that it costs some
175 // us per system clock interrupt for this maintenance.
176 #undef COMPENSATE_FOR_CLOCK_DRIFT
178 void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)
182 // Read the current value of the clock, returning the number of hardware
183 // "ticks" that have occurred (i.e. how far away the current value is from
186 // Note: The "contract" for this function is that the value is the number
187 // of hardware clocks that have happened since the last interrupt (i.e.
188 // when it was reset). This value is used to measure interrupt latencies.
189 // However, since the hardware counter runs freely, this routine computes
190 // the difference between the current clock period and the number of hardware
191 // ticks left before the next timer interrupt.
192 void hal_clock_read(cyg_uint32 *pvalue)
196 // This is to cope with the test read used by tm_basic with
197 // CYGVAR_KERNEL_COUNTERS_CLOCK_LATENCY defined; we read the count ASAP
198 // in the ISR, *before* resetting the clock. Which returns 1tick +
199 // latency if we just use plain hal_clock_read().
200 void hal_clock_latency(cyg_uint32 *pvalue)
204 unsigned int hal_timer_count(void)
206 return (0xFFFFFFFF - readl(EPIT_BASE_ADDR + EPITCNR));
209 #define WDT_MAGIC_1 0x5555
210 #define WDT_MAGIC_2 0xAAAA
211 #define MXC_WDT_WSR 0x2
213 unsigned int i2c_base_addr[] = {
218 unsigned int i2c_num = 3;
220 static unsigned int led_on = 0;
222 // Delay for some number of micro-seconds
224 void hal_delay_us(unsigned int usecs)
227 * This causes overflow.
228 * unsigned int delayCount = (usecs * 32000) / 1000000;
229 * So use the following one instead
231 unsigned int delayCount = (usecs*4 + 124) / 125;
233 if (delayCount == 0) {
237 // issue the service sequence instructions
238 if ((readw(WDOG_BASE_ADDR) & 4) != 0) {
239 writew(WDT_MAGIC_1, WDOG_BASE_ADDR + MXC_WDT_WSR);
240 writew(WDT_MAGIC_2, WDOG_BASE_ADDR + MXC_WDT_WSR);
243 writel(0x01, EPIT_BASE_ADDR + EPITSR); // clear the compare status bit
245 writel(delayCount, EPIT_BASE_ADDR + EPITLR);
247 while ((0x1 & readl(EPIT_BASE_ADDR + EPITSR)) == 0); // return until compare bit is set
248 if ((++led_on % 2000) == 0)
252 // -------------------------------------------------------------------------
254 // This routine is called to respond to a hardware interrupt (IRQ). It
255 // should interrogate the hardware and return the IRQ vector number.
256 int hal_IRQ_handler(void)
258 #ifdef HAL_EXTENDED_IRQ_HANDLER
261 // Use platform specific IRQ handler, if defined
262 // Note: this macro should do a 'return' with the appropriate
263 // interrupt number if such an extended interrupt exists. The
264 // assumption is that the line after the macro starts 'normal' processing.
265 HAL_EXTENDED_IRQ_HANDLER(index);
268 return CYGNUM_HAL_INTERRUPT_NONE; // This shouldn't happen!
275 void hal_interrupt_mask(int vector)
277 // diag_printf("6hal_interrupt_mask(vector=%d) \n", vector);
278 #ifdef HAL_EXTENDED_INTERRUPT_MASK
279 // Use platform specific handling, if defined
280 // Note: this macro should do a 'return' for "extended" values of 'vector'
281 // Normal vectors are handled by code subsequent to the macro call.
282 HAL_EXTENDED_INTERRUPT_MASK(vector);
286 void hal_interrupt_unmask(int vector)
288 // diag_printf("7hal_interrupt_unmask(vector=%d) \n", vector);
290 #ifdef HAL_EXTENDED_INTERRUPT_UNMASK
291 // Use platform specific handling, if defined
292 // Note: this macro should do a 'return' for "extended" values of 'vector'
293 // Normal vectors are handled by code subsequent to the macro call.
294 HAL_EXTENDED_INTERRUPT_UNMASK(vector);
298 void hal_interrupt_acknowledge(int vector)
301 // diag_printf("8hal_interrupt_acknowledge(vector=%d) \n", vector);
302 #ifdef HAL_EXTENDED_INTERRUPT_UNMASK
303 // Use platform specific handling, if defined
304 // Note: this macro should do a 'return' for "extended" values of 'vector'
305 // Normal vectors are handled by code subsequent to the macro call.
306 HAL_EXTENDED_INTERRUPT_ACKNOWLEDGE(vector);
310 void hal_interrupt_configure(int vector, int level, int up)
313 #ifdef HAL_EXTENDED_INTERRUPT_CONFIGURE
314 // Use platform specific handling, if defined
315 // Note: this macro should do a 'return' for "extended" values of 'vector'
316 // Normal vectors are handled by code subsequent to the macro call.
317 HAL_EXTENDED_INTERRUPT_CONFIGURE(vector, level, up);
321 void hal_interrupt_set_level(int vector, int level)
324 #ifdef HAL_EXTENDED_INTERRUPT_SET_LEVEL
325 // Use platform specific handling, if defined
326 // Note: this macro should do a 'return' for "extended" values of 'vector'
327 // Normal vectors are handled by code subsequent to the macro call.
328 HAL_EXTENDED_INTERRUPT_SET_LEVEL(vector, level);
331 // Interrupt priorities are not configurable.
334 unsigned int mxc_nfc_soc_setup(unsigned int pg_sz, unsigned int io_sz, unsigned int is_mlc, unsigned int num_of_chips)
338 tmp = readw(NAND_REG_BASE + NAND_FLASH_CONFIG1_REG_OFF) | (1 << 8);
340 tmp = readw(NAND_REG_BASE + NAND_FLASH_CONFIG1_REG_OFF) & (~(1 << 8));
343 writew(tmp, NAND_REG_BASE + NAND_FLASH_CONFIG1_REG_OFF);
344 tmp = readl(CCM_BASE_ADDR + CLKCTL_RCSR);
352 switch(pg_sz = 2048){
361 writel(tmp, CCM_BASE_ADDR + CLKCTL_RCSR);
362 diag_printf("NAND: RCSR=%x\n", tmp);
366 static void check_reset_source(void)
368 unsigned int rest = readl(CCM_BASE_ADDR + CLKCTL_RCSR) & 0xF;
371 diag_printf("hardware reset by POR\n");
373 diag_printf("hardware reset by Board reset signal\n");
374 else if ((rest & 2) == 2)
375 diag_printf("hardware reset by WDOG\n");
376 else if ((rest & 4) == 4)
377 diag_printf("hardware reset by SOFT RESET\n");
378 else if ((rest & 8) == 8)
379 diag_printf("hardware reset by JTAG SW RESET\n");
381 diag_printf("hardware reset by unknown source (REST=%x)\n", rest);
384 RedBoot_init(check_reset_source, RedBoot_INIT_LAST);
386 static void check_correct_chip(void)
388 if (find_correct_chip == CHIP_VERSION_UNKNOWN) {
389 diag_printf("Unrecognized chip version: 0x%x!!!\n", read_system_rev());
390 diag_printf("Assuming chip version=0x%x\n", system_rev);
391 } else if (find_correct_chip == CHIP_VERSION_NONE) {
392 diag_printf("Unrecognized chip: 0x%x!!!\n", readl(IIM_BASE_ADDR + IIM_PREV_OFF));
396 RedBoot_init(check_correct_chip, RedBoot_INIT_LAST);